本論文的第一部份提出一個適用於NTSC系統中的影像同步分離器，內含一個具溫度補償之高度電源拒斥比的偏壓電路。我們所提出的偏壓電路採取step-down的穩壓器，且以控制疊接電流方式來設計以bandgap為架構的偏壓裝置，而分離同步訊號的箝制 (clamping) 電壓也會在電路中產生。

第二個部分是應用於DVB-T類比前端接收器之具溫度補償的六階電容轉導抗失真濾波器。此抗失真濾波器是由數位控制訊號控制以提供三種不同的基頻頻寬(6, 7, 8 MHz)。一個具有帶差電路的穩壓器去穩定因供應電壓和溫度所產生的變動。此外，溫度補償電路用來彌補因為溫度變化所造成的頻寬飄移。在HSPICE的後佈局模擬中，在每一種角落下 (包含製程、供應電壓、溫度)，其頻寬的精確度優於3.28%，對於DVB-T接收器基頻處理是相當足夠的。

The first topic of this thesis is a novel NTSC video sync separator (NSS) with a high-PSR (power supply rejection) bias generation circuitry (BGC) comprising a temperature compensation circuitry. The proposed BGC is composed of step-down regulators and a bandgap-based bias with cascode current control. The clamping voltages required for sync separation from an NTSC signal are generated.

The second topic is a temperature-compensated 6th order transconductance-C (Gm-C) anti-aliasing filter (AAF) with digitally tunable bandwidth which can be applied in the analog front-end circuit of DVB-T receivers. The proposed AAF is controlled by digital signals to provide three different baseband bandwidth (6, 7, 8 MHz) selection. A regulator with a bandgap circuitry supplies a stable voltage to suppress the variations of power and temperature. Moreover, a temperature -compensated circuitry is used to neutralize bandwidth drifting caused by the temperature variation. The bandwidth accuracy of the proposed design verified by HSPICE post-layout simulations is better than 3.28% at every PVT (process, supply voltage, temperature) corner. It is adequate for the DVB-T receivers’ baseband processing.

摘要i
Abstractii
第一章 簡介1
1.1 前言 1
1.2 先前文獻探討4
1.2.1 NTSC影像同步訊號分離器4
1.2.2 具有數位可調式頻寬的轉導電容抗失真濾波器5
1.3 論文大綱7
第二章 NTSC影像同步訊號分離器9
2.1 簡介 9
2.2 電路架構11
2.2.1 數位類比轉換器13
2.2.2 箝制及時序控制13
2.2.3 同步訊號產生器17
2.2.4 高電源隔絕偏壓21
2.2.5 震盪器24
2.3 模擬結果25
2.4 佈局考量29
2.4.1 晶片佈局29
2.4.2 雜訊考量32
2.4.3 測試考量33
2.5 量測結果與討論33
2.5.1 量測儀器33
2.5.2 量測結果34
2.6 規格比較37
第三章 使用於DVB-T接收端之具有數位可調式頻寬的轉導電
容抗失真濾波器38
3.1 簡介 38
3.2 研究動機40
3.3 電路架構41
3.3.1 抗失真濾波器43
3.3.2 帶差電路48
3.3.3 溫度補償電路50
3.4 模擬結果52
3.5 佈局考量59
3.5.1 晶片佈局59
3.5.2 雜訊考量60
3.5.3 測試考量61
3.6 量測結果與討論61
3.6.1 量測儀器61
3.6.2 量測結果61
3.7 規格比較68
第四章 結論與成果69
參考文獻71

[1]K. Jack, Video Demystified, Reading: published by LLH Technology Publishing, 2001.
[2]National Semiconductor, LM1881 video sync separator, Data Sheet: DS009150, Apr. 2001.
[3]ROHM CO., LTD, BA7071F sync separator IC with AFC, Data Sheet.
[4]Techwell, Inc., “Enhanced NTSC/PAL/SECAM Video Decoder,” Data Sheet : TW99, Mar. 30, 2000.
[5]C.-C. Wang, Y.-L. Tseng, T.-J. Lee, and R. Hu, “High-PSR bias circuitry for NTSC SYNC separation,” in Proc. IEEE International Symposium on Circuits and Systems, ISCAS 2004, vol. 1, pp. 329-332, May 2004.
[6]李宗哲, “小變化之1 MHz時脈產生電路, 高靈敏度線性電壓對頻率轉換器, 與適用於NTSC同步分離之高PSR偏壓電路,” 國立中山大學電機工程學系碩士班碩士論文, 2004.
[7]陳俊智, “NTSC數位影像解碼器與多重符號編碼解碼器,” 國立中山大學電機工程學系碩士班碩士論文, 2004.
[8]Zilog, Z86129 NTSC Line 21 Decoder, Data Sheet: DS0072, Mar. 1999.
[9]C.-C. Wang, Y.-L. Tseng, T.-J. Lee, and R. Hu, “Low-variation 1.0 MHz clock generator with temperature compensation bias,” in Proc. 2003 Workshop on Consumer Electronics (WCE2003), pp. 133 ( CD-ROM version), Nov. 2003.
[10]高泉龍, “利用運算轉導放大器來實現多頻帶電感電容式濾波器和N階複數濾波器,” 國立東華大學電機工程研究所碩士論文, 2003.
[11]R. J. Baker, H. W. Li, and D. E. Boyce, “CMOS circuit design, layout, and simulation,” New York: IEEE Press, 1998.
[12]P. E. Allen, and D. R. Holberg, “CMOS Analog Circuit Design,” New York: Oxford, 2002.
[13]B. Razavi, “Design of Analog CMOS Integrated Circuits,” New York: McGraw-Hill, 2001.
[14]L. Zimet. (2002, Dec.). Digital Processing of Analog Television. Stanford University, USA. [Online]. Available: http://ise.stanford.edu/2002projects/ee392j/zimet_report.pdf
[15]D. A. Johns, and K. Martin, “Analog Integrated Circuit Design,” New York: John Wiley & Sons, Inc., 1997.
[16]B. Nauta, “A CMOS Transconductance-C Filter Technique for Very High Frequencies,” IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 142-153, Feb. 1992.
[17]K. Su, “Analog Filters,” second edition, Kluwer Academic Publishers, 2002.
[18]R. Schaumann, and M. E. Van Valkenburg, “Design of Analog Filters,” Published by Oxford University Press, Inc, 2001.
[19]S. Mehrmanesh, H. A. Aslanzadeh, M. B. Vahidfar, and M. Atarodi, “A 1.8V high dynamic range CMOS Gm-C filter for portable video systems,” The 14th International Conference on Microelectronics (ICM), pp. 38 – 41, Dec. 11-13 2002.
[20]L. Ramezani, “An adjustable bandwidth analog CMOS Gm-C filter,” IEEE International Conference on Electronics, Circuits and Systems (ICECS 2003), pp. 420 - 422, Dec. 14-17 2003.
[21]A. C. Carusone, and D. A. Johns, “A 5th order Gm-C filter in 0.25 um CMOS with digitally programmable poles and zeroes,” IEEE International Symposium. on Circuits and Systems (ISCAS 2002), pp. 635 – 638, May 26-29 2002.
[22]C.-C. Wang, T.-J. Lee, C.-C. Hung, and R. Hu, “High-PSR NTSC Video Sync Separator,” 2004 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS'2004), 6C.2, pp. 75, CR-ROM version, Dec. 2004.
[23]R. Makowitz, A. Turner, J. Gledhill, and M. Mayr, “A single-chip DVB-T receiver,” IEEE Trans. On Consumer Electronics, vol. 44 no. 33, pp. 990 – 993, Agu. 1997.
[24]C. D. Toso, P. Combelles, J. Galbrum, L. Lauer, P. Penard, P. Robertson, F. Scalise, and L. Soyer, “0.5 µm CMOS circuits for demodulation and decoding of an OFDM-based digital TV signal conforming to the European DVB-T standard,” IEEE J. Solid-State Circuits, vol. 33, no.11, pp. 1781 – 1792, Nov. 1998.
[25]陳永泰, “適用於高Q值連續時間Gm-C濾波器之新型Q值校準電路,” 國立中山大學電機工程學系碩士班碩士論文, 2002.
[26]C.-C. Wang, C.-L. Lee, and C.-C. Hung, “A Gm-C anti-aliasing filter design with digitally tunable bandwidth for DVB-T receivers,” Inter. Conf. on Systems and Signals (ICSS'2005), pp. 88, CD-ROM version, E-V, Apr. 2005.