在此論文裡，我們深入探討P型通道複晶矽薄膜電晶體的尺寸效應，以及其應用於主動式有機發光二極體面板作為驅動電晶體的可靠度分析。
在本實驗裡，為了能夠仔細的研究尺寸效應與溫度效應，我們量測與比較了多種不同的通道尺寸的元件特性。我們發現通道寬度較短的元件有較好的驅動電流與較小的起始電壓。
另外，在可靠度分析方面，藉由在150℃下，改變不同的閘極電壓與汲極電壓，作1000秒的stress，可以發現不同的電壓條件對元件會造成不同的影響；而後，再經由多種不同的量測方法，例如：作活化能與漏電流之比較、源極與汲極正反接之電性比較、電容-電壓特性等等方法，我們可以清楚的分析不同stress條件所造成的影響。最後，我們對實際量測到的電容-電壓特性圖，提出了一個物理解釋模型。

In this thesis, the dimension effects and reliabilities of the p-channel poly-Si TFTs for AMOLED are successfully characterized.
We have measured and compared the electrical behaviors of devices to study dimension and temperature effects in this experiment. The influences on the narrow channel width effects are also discussed and explained. It is found that the devices with narrow channel width, exhibit promotional turn-on current and smaller threshold voltage. In addition, the stress effects in p-channel poly-silicon thin-film transistors are investigated and characterized with various applied voltages. The stress effects are clearly analyzed by different methods, such as activation energy of leakage current, changing the definition of source and drain for Vg-Id curve, and C-V measurements. Finally, a physical model was proposed to well explain the results we observed.

Chinese Abstract I
English Abstract II
Contents III
Figure Captions V
Chapter1.Introduction 1
1-1. Active Matrix OLED Displays 1
1-2. Overview of Low Temperature Poly-Silicon Thin-Film
Transistor (LTPS TFTs) technology 4
Chapter 2. Fabrication and Characterization 8
2-1. The fabrication process of Poly-Si TFT 8
2-2. Set up instruments for I-V and C-V measurement 9
2-3. Method of Device Parameter Extraction 10
2-3-1. Determination of the threshold voltage 10
2-3-2. Determination of the subthreshold swing 10
2-3-3. Determination of the field-effect mobility 11
2-3-4. Determination of the trap density 12
Chapter 3. Background of poly-TFT 13
3-1. Leakage current of poly Si-TFTs and defects in
poly-Si Film 13
3-2. Influences of grain structure on carrier transport14
3-3. Small Dimensional poly-Si TFTs 17
3-4. Ultra Thin Channel Device 19
Chapter 4. Results & Discussion 20
4-1. Narrow Width effects and Temperature Effects of
P-channel Polysilicon TFTs 20
4-1-1. Experiment 20
4-1-2. Result and discussion 20
4-1-2-1 The narrow width effects 20
4-1-2-2 The temperature effect 22
4-2 Stress Voltage Effects of P-channel Polysilicon
TFTs 23
4-2-1. Experiment 23
4-2-2 Result and discussion 24
Chapter 5. Conclusion 30
References 31
Figures 37

Chapter 1
[1-1] A. G. Lewis, I-W. Wu, T. Y. Huang, A. Chiang, and R. H. Bruce, “Active matrix liquid crystal display design using low and high temperature processed polysilicon TFTs,“ in IEDM Tech. Dig., 1990, pp. 843-846.
[1-2] Y. Matsueda, M. Ashizawa, S. Aruga, H. Ohshima, and S. Morozumi, “New technologies for compact TFT LCDs with high-aperture ratio,“ Soc. Information Display, Tech. Dig., pp. 315-318, 1990.
[1-3] R. G. Stewart, S. N. Lee, A. G. Ipri, D. L. Jose, D. A. Furst, S. A. Lipp, and W. R. Roach, “A 9V polysilicon LCD with integrated gray-scale drivers,“ Soc Information Display, Tech. Dig., pp. 319-322, 1990.
[1-4] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, “Polysilicon TFT technology for active matrix OLED displays ,” IEEE Trans. Electron Devices, vol. 48, pp. 845-851, 2001
[1-5] H. Kuriyama et al., “An asymmetric memory cell using a C-TFT for ULSI SRAM,” Symp. On VLSI Tech., p.38, 1992
[1-6] T. Yamanaka, T. Hashimoto, N. Hasegawa, T. Tanala, N. Hashimoto, A. Shimizu, N. Ohki, K. Ishibashi, K. Sasaki, T. Nishida, T. Mine, E. Takeda, and T. Nagano, “Advanced TFT SRAM cell technology using a phase-shift lithography,” IEEE Trans. Electron Devices, Vol. 42, pp.1305-1313,1995.
[1-7] K. Yoshizaki, H. Takaashi, Y. Kamigaki, T.asui, K. Komori, and H. Katto, ISSCC Digest of Tech., p.166, 1985
[1-8] N. D.Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French , “The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process,” IEEE Trans. Electron Devices, Vol. 43, pp. 1930-1936, 1996.
[1-9] T. Kaneko, Y. Hosokawa, M. Tadauchi, Y. Kita, and H. Andoh, “400 dpi Integrated Contact Type Linear Image Sensors with Poly-Si TFT’s Analog Readout Circuits and Dynamic Shift Registers,” IEEE Trans. Electron Devices, Vol.38, No.5,pp. 1086-1039,1991.
[1-10] Y. Hayashi, H. Hayashi, M. Negishi, T. Matsushita, “ A Thermal Printer Head with CMOS Thin-Film Transistors and Heating Elements Integrated on a Chip,” IEEE Solid-State Circuits Conference (ISSCC), p.266, 1998.
[1-11] N. Yamauchi, Y., Inaba, and M. Okamura, “An Integrated Photodetector-Amplifier using a-Si p-i-n Photodiodes and Poly-Si Thin-Film Transistors,” IEEE Photonic Tech. Lett., Vol. 5,p. 319, 1993.
[1-12] M. G. Clark, “Current Status and Future Prospects of Poly-Si,” IEE Proc. Circuits Devices Syst., Vol. 141, No. 1, p3.3,1994.
[1-13] S. D. S. Malhi, H. Shichijo, S. K. Banerjee, R. Sundareson, M. Elahy, G. P. Pollack, W. Richardson, A. H. Sha, L. R. Hite, R. H. Womark, P. Chatterjee, and H. William, “Characteristics and three-dimension integration of MOSFETs in a small-grain LPVCD polycrystalline silicon,” IEEE Trans. Electron Devices, Vol. ED-32, No. 2, pp. 258-281, 1985.
[1-14] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” J. Appl. Phys. Vol. 53, pp.1193-1202, 1982
[1.15] P. Migliorato, C. Reita, G. Tallatida, M. Quinn and G. Fortunato, “Anomalous off-current mechanisms in n-channel poly-Si thin film transistors.” Solid-State-Electronics, Vol.38, pp.2075-2079, 1995
[1.16] M. Hack, I-W. Wu, T. H. King and A. G. Lewis, “Analysis of Leakage Currents in Poly-silicon Thin Film Transistors,” IEDM Tech. Dig., vol. 93, pp. 385-387, 1993
[1.17] N. Kubo, N. Kusumoto, T. Inushima, and S. Yamazaki, “Characteristics of polycrystalline-Si thin film transistors fabricated by excimer laser annealing method,” IEEE Trans. Electron Devices, Vol. 41, pp. 1876-1879, 1994.
[1.18] Kwon-Young Choi and Min-Koo Han, “A novel gate-overlapped LDD poly-Si thin-film transistor,” IEEE Electron Device Lett., Vol. 17, pp. 566-568, 1996.
[1.19] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, “The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process,” IEEE Trans. Electron Devices, Vol. 43, No. 11, pp. 1930-1936, 1996.
[1.20] R. K. Watts and J. T. C. Lee, “Tenth-Micron Polysilicon Thin-filmTransistors,” IEEE Electron Device Lett., Vol. 14, pp. 515-517, 1993.
Chapter2
[2.1] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” J. Appl. Phys. Vol. 53, pp.1193-1202, 1982
[2.2] R. E. Proano, R. S. Misage, D. G. Ast, ”Development and Electrical Properties of Undoped Polycrystalline Silicon Thin-Film Transistors.” , IEEE Electron Device Lett. Vol. 36. No. 9. pp. 1915-1922, Sept. 1989.
Chapter3
[3.1] K. Ono, T. Anoyama, N. Konishi, and K. Miyata, “Analysis of currnt-voltage characteristics of low-temperature-processed polysilicon thin-film transistors,” IEEE Trans. Electron. Devices, Vol. 39, no.5, p.792, 1992.
[3.2] M Hack, I. W. Wu, T. J. King, and A. G. Lewis, “Analysis of leakage currents in poly-silicon thin-film transistors,” in IEEE IEDM Tech. Dig., 1993, p.385.
[3.3] A. Rodriguez, E. G.. Moreno, H. Pattynn, J. F. Nijis, and R. P. Mertens, “Model for the anomalous off current of polysilicon thin film transistors and diodes” IEEE Trans. Electron Devices, Vol.40, no.5, p.938, 1993.
[3.4] I. W. Wu, A. G. Lewis, T. Y. Huang, W. B. Jackson, and A. Chiang, ”Mechanism and device-to –device variation of leakage current in polysilicon thin film transistors,” IEEE IEDM tech. Dig., 1990, p.867.
[3.5] T. I. Kamins and Marcoux, “hydrogenation of transistors fabricated in polycrystalline-silicon films,” IEEE Electron Devices Lett., vol.1, no. 8, p.159, 1980.
[3.6] G.. P. Pollack, W. F. Richardson, S. D. S. Malhi, T. Bonifield, H. Shichijo, S.Banerjee, M. Elahy, A. h. Shah, R. Womack, and P. K. Chatterjee, “Hydrogen passivation of polysiliocn MOSFETs from a plasma nitride soure,” IEEE Electron Device Lett., vol.5, no.11, p.468, 1984.
[3.7] B. A. khan and R. Pandya, “Activation-energy of source-drain current in hydrogenated and unhydrogenated polysilicon thin-film transistors,” IEEE Trans. Electron Devices, vol.37, p.1727, 1990.
[3.8] K. Baert, H. Murai, K. Kobayashi, H. Namizaki, and M. Nunoshita, “Hydrogen passivation of polysilicon thin-film transistors by electron-cyclotron-resonance plasma,” Jpn. J. Appl. Phys., vol.32, p.2601, 1993.
[3.9] A. Yin and S. J. Fonash, “High-performance p-channel poly-Si TFTs using electron cyclotron resonance hydrogen plasma passivation,” IEEE Electron Device Lett., vol.15, no.12, p.502, 1994.
[3.10] M. Hack, A. G.. Lewis, and I. W. Wu, ”Physical models for degradation effects in polysilicon thin film transistors,” IEEE Trans. Electron Devices, vol. 40, no.5, p.890, 1993.
[3.11] A. G. Lewis, I. W. Wu, M. Hack, A. Chiang, and R. H. Bruce, “Degradation of polysilicon TFTs during dynamic stress,” IEEE IEDM Tech. Dig., 1991, p.575.
[3.12] N. Kubo, N. Kusumoto, T. Inushima, S. Yamazaki, “Characteristics of polycrystalline-Si thin-film transistors fabricated by excimer laser annealing method,” IEEE Trans. Electron Devices, vol.41, no.10, p.1876, 1994.]
[3.13] D. P. Gosain, J. Westwater, and S. usui, ”high performance bottom gate TFTs by excimer laser crystallization and post hydrogenation,” Jpn. J. Appl. Phys., vol.34, p.937, 1995.
[3.14] M.Cao, S. Tlwar, K. J. Kramer, T. W. Sigmon, and K. C. Sarawat, “A high-performance polysilicon thin-fim transistor using XeCl excimer laser crystallization of pre-patterned amorphous Si films,” IEEE Electron Devices, vol.8, p.361, 1987.
[3.15] M. K. Hatalis D. W. Greve, “High performance thin-film transistors in low-temperature crystallized LPCVD amorphous silicon films,” IEEE Electron Device Lett., vol.8, p.361, 1987.
[3.16] A. Mimura, N. Konishi, K. Ono, J. Ohwada, Y. Hosokawa, Y. Ono, T. Suzuki, K. Miyata, and H. Kawakami, “High performance low-temperature poly-Si n-channel TFTs for LCD,” IEEE Electron Device Lett., vol.36, p.351, 1989.
[3.17] K. Tanaka, H. Arai, and S. Kohada, “Chacteristics of offset-structure polycrystalline-silicon thin-film transistors,” IEEE Electron Device Lett, Vol.9, no.1, p.23, 1988.
[3.18] C. T. Liu and K. H. Lee, ”An experimental study on the short-channel effects in undergated polysilicon thin-film transistors with and without lightly doped drain structure,” IEEE Electron Device Lett., vol.14, no.3, p.149, 1993.
[3.19] J. I. Han and C. H. Han, “A self-aligned offset polysilicon thin-film transistor using photoresistor reflow,” IEEE Electron Device Lett, vol.20, no.9, p.476, 1999.
[3.20] J. I. Han, G. Y. Yang, and C. I. Han, “A new self-aligned offset staggered polysilicon thin-film transistor,” IEEE Electron Device Lett, vol.20, no.8, p.38, 1999.
[3.21] C. M. Park, B. H. Min, and M. K. Han, “Novel offset gated poly-Si TFT’s with a subgate,” IEEE Electron Device Lett, vol.46, no.7, p.1402, 1999. T. Naguchi, H. Hayashi, and T. Oshima, “Low temperature polysilicon super-thin-transistor (LSFT),’’ Jpn. J. Appl. Phys., vol.25, no.2, pp. L121,1986.
Chapter4
[4.1] Roddder MS, Antoniadis DA. IEEE Trans Electr Dev 1987;5;1079.
[4.2] Banerjee S, Sundaresan R, Shichijo H, Malhi S. IEEE Trans E;ectr Dec 1988;2;152.
[4.3] Young ND, Gill A. Semicond Sci Rechnol 1990;5;728.
[4.4] Pichon L, Raoult F, Mohamed-Brahim T, Bonnaud O, Sehil H. Solid-St Electron 1996;7;1065.
[4.5] Fortunato G, Pecora A, Tallrida G, Mariucci L, Reita C, Migliorato P. IEEE Trans Electr Dev 1994;3;340.
[4-6] Wu I-W, Jackson WB, Huang TY, Lewis AG, Chiang A. IEEE trans Electr Dev Lett 1990;4;167.