現今電子產品趨向於運算速度快、省電、體積小、重量輕、可攜式之需求，高速數位系統之雜訊容忍度也相對的減小，然而在人造合成材料之大量生產下，人體愈來愈容易因摩擦而帶電，使得靜電放電問題對於電子產品之影響愈加嚴重。對於產品設計者而言，準確分析浮接與接地系統下之靜電放電現象，是目前相當重要之課題。
本論文提供靜電放電實驗之量測技巧，藉此提高量測之準確性與重複率。進而對於接地與浮接系統之靜電放電現象與靜電保護元件分別作詳細之研究探討，並對靜電保護元件建立一組等效SPICE模型，以提供在模擬分析上的驗證。

In the trends of high clock rate, lower voltage, small volume, and portable requirement for present electric products, the noise immunity of high speed digital circuit becomes a critical factor for system designer. ESD problem becomes more and more important for electric products because of the triboelectricity caused by human body and synthetic material. It’s an important issue for designer to understand the ESD phenomena in grounding and floating system accurately.
In this thesis, a reliable setup for the ESD measurement is proposed both in grounding and floating systems. ESD behavior and protection devices are studied in detail and a corresponding SPICE model is built up for simulation validation.

論文提要 ii
目錄 iii
圖列 iv　
表列 x
第一章 序 1
1.1 動機與目的 1
1.2 論文大綱 1
第二章 靜電放電之簡介與規範 3
2.1 靜電放電簡介 3
2.1.1 靜電歷史 3
2.1.2 基本觀念 3
2.2 靜電放電之測試規範 8
2.2.1 靜電放電模型與規範簡介 8
2.2.2 IEC 61000-4-2 靜電槍簡單模型 8
2.2.3 靜電槍放電波形之驗證 10
2.2.4 靜電放電測試方法 11
第三章 靜電放電實驗之量測與設置 16
3.1 實驗設置與電磁干擾之討論 16
3.2 接地系統之影響 18
3.2.1 比較不同數位示波器 18
3.2.2 良好接地系統下量測仍然有靜電放電電磁輻射之干擾 19
3.3 靜電放電之電磁輻射 20
3.3.1 放變動距離之影響 20
3.3.2 探討電磁輻射源之耦合路徑 23
3.3.3 探討電磁輻射源之場強 24
3.3.4 在電波暗室屏蔽下量測仍然有共模電流之干擾 25
3.4 靜電放電之共模電流 26
3.4.1 探討共模電流之耦合路徑 27
3.4.2 探討共模電流之傳播方式 28
3.4.3 電波暗室之作用 29
3.4.4 磁性扼流線圈之影響 30
3.5 理想靜電放電實驗之設置 31
3.6 討論 32
第四章 接地系統中靜電放電保護元件之研究 33
4.1 靜電放電保護元件之介紹 33
4.1.1 陶瓷電容 33
4.1.2 積層式變阻器(MLV) 34
4.1.3 齊納二極體(zener diode) 35
4.1.4 暫態電壓抑制二極體(TVS diode) 35
4.2 靜電放電保護元件之量測 37
4.2.1 陶瓷電容 37
4.2.2 積層式變阻器 39
4.2.3 暫態電壓抑制二極體 40
4.2.4 積層式變阻器與電容的比較 40
4.3 積層式變阻器之模型與模擬 42
4.3.1 積層式變阻器之模型 42
4.3.2 電壓-電流曲線與趨勢線 43
4.3.3 ADS模擬設置 45
4.3.4 HSPICE之使用與模擬 45
4.4 討論 50
第五章 浮接系統中靜電放電保護元件之研究 51
5.1 浮接系統靜電放電主要放電路徑之低頻成份模型 51
5.1.1 CR-RC放電模型 51
5.2.2 CR-CC放電模型 53
5.2 浮接系統中靜電放電保護元件之量測 55
5.3 浮接系統靜電放電保護元件之模擬 62
5.4 討論 65
第六章 接地與浮接系統中靜電放電之比較 66
6.1 靜電放電雜訊源之比較 66
6.2 靜電放電保護元件¬：積層式變阻器與電容之比較 68
6.2.1 靜電放電保護元件對靜電放電雜訊源之抑制效果 68
6.2.2 靜電放電保護元件對訊號完整的影響 72
6.3 討論 74
第七章 結論與未來方向 75
6.1 結論 75
6.2 未來方向 75
參考文獻 76

[1] N. Mohan and A. Kumar, “Modeling ESD protection,” IEEE Potentials, Vol. 24, Feb.-Mar. 2005, pp.21-24
[2] W. T. Rhoades, “Avoidance of ESD effects,” IEEE International Conference on EMC, Aug. 1988, pp.184-189.
[3] http://www.intel.com/cd/corporate/pressroom/apac/zht/171924.htm
[4] D. C. Smith and A. Wallash, “Electromagnetic Interference (EMI) Inside a Hard Disk Drive Due to External ESD,” EOS/ESD Symposium Proceedings, 2002.
[5] D. C. Smith and M. Hogsett, “The EMI/ESD Environment of Large Server Installations,” EOS/ESD Symposium Proceedings, 2001.
[6] D. C. Smith, L. G. Henry, M. Hogsett, and J. Nuebel, “Source of Impulsive EMI in Large Server Farms,” EOS/ESD Symposium Proceedings, 2002.
[7] K. Wang, D. Pommerenke, J. M. Zhang, and R. Chundru, “The PCB level ESD immunity study by using 3 dimension ESD scan system,” IEEE International Conference on EMC, vol. 2, Aug. 2004, pp.343-348.
[8] R. Chundru, D. Pommerenke, K. Wang, T. V. Doren, F. P. Centola, and J. S. Huang, “Characterization of human Metal ESD reference discharge event and correlation of generator parameters to failure levels-part I: reference event,” IEEE Trans. Electromagn. Compat., vol. 46, Nov. 2004, pp.498-504.
[9] R. Chundru, D. Pommerenke, K. Wang, T. V. Doren, F. P. Centola, and J. S. Huang, “Characterization of human Metal ESD reference discharge event and correlation of generator parameters to failure levels-part II: correlation of generator parameters to failure levels,” IEEE Trans. Electromagn. Compat., vol. 46, Nov. 2004, pp.505-511.
[10] R. K. Keenan and L. A. Rosi, “Some Fundamental Aspects of ESD Testing,” IEEE International Conference on EMC, Aug. 1991, pp. 236-241
[11] R. K. Keenan and L. A. Rosi, “Some Fundamental Aspects of ESD Testing, part II,” IEEE International Conference on EMC, Aug. 1992, pp. 469-473
[12] J. S. Maas and D. J. Pratt, “A study of the repeatability of electrostatic discharge simulators,” IEEE International Conference on EMC, Aug. 1990, pp. 265-269.
[13] K. Hall and D. McCarthy, “Tests with different IEC801.2 ESD simulators have different results depending on product sensitivities,” IEEE International Conference on EMC, Aug. 1995, pp. 280-284.
[14] D. Pommerenke and M. Aidam, “To what extent do contact-mode and indirect ESD test methods reproduce reality?” EOS/ESD Symposium Proceedings, Sept. 1995, pp. 101-109
[15] M. H. Thurlow, “ESD testing,” IEE Colloquium on ESD and ESD Counter Measures, Mar. 1995, pp. 3/1-3/16.
[16] D. D. Ward, “Electrostatic discharge,” IEE Seminar on EMC Design, March 1999, pp.4/1-4/8
[17] http://www.midwestesd.org/aboutesd.html
[18] M. N. O. Sadiku and C. M. Akujuobi, “Electrostatic discharge (ESD),” IEEE Potentials, Vol. 22, Dec. 2003-Jan. 2004, pp.39-41
[19] R. P. Clayton, Introduction to Electromagnetic Compatibility, chapter12 and 13., Published by John Wiley & Sons, Inc., 1992.
[20] http://www.a2c2.com/articles.asp?pid=78
[21] ANSI/ESD S20.20-1999 standard
[22] IEC 61000-4-2, Electromagnetic compatibility (EMC) Part4: “Testing and measurement techniques-Section 2: electrostatic discharge immunity test,” 1995.
[23] “IEEE standard electrostatic discharge tests for protective relays,” IEEE Std C37.90.3-2001, 2001.
[24] D.M. Pozar , Microwave Engineering, 2nded, chapter 3.8., Published by John Wiley & Sons, Inc., 1998.
[25] http://www.ce-mag.com/archive/01/Spring/Lee.html
[26] V. F. Capozzi, Multilayer Ceramic Capacitor Materials and Manufacture, Oxy Metal In. Co., 1975
[27] R. Siegert and O. A. Mohammed, “Selection of varistor for surge protection purposes based on their voltage-current characteristic,” IEEE International Conference, April 2000, pp. 162-165.
[28] 邱冠銘, “電子裝置靜電放電測試的模擬分析與實驗,” 中山大學碩士論文, 2004.
[29] D.R. Cunningham and J. A. Stuller, Circuit Analysis, 2nded Chapter 9., John Wiley & Sons ,Inc.,1996.
[30] ”ABCs of Probes”, Tektronix Inc., 1997.
[31] 黄乙上, “高速印刷電路板中靜電放電現象之理論與實驗探討,” 中山大學碩士論文, 2003.