本論文包含三個主題，第一個主題是小變化之1 MHz時脈產生器。第二個主題是高敏感度線性電壓對頻率轉換器，第三個主題是適用於NTSC同步分離之高PSR偏壓電路。三者主要皆應用於消費性電子產品。
小變化之1 MHz時脈產生器內部設置一個自動對溫度補償的偏壓電路，並且沒有使用BJT或二極體等元件來實現，可以降低成本。補償的溫度範圍為0℃~90℃以內，頻率飄移在2.55%。
高敏感度線性電壓對頻率轉換器是利用視窗比較器的架構來實現[11]。主要對於其轉換精確度做分析以及改進，可以達到兼具精確度與敏感度高的特性。輸入電壓範圍0.1V~0.8V時，轉換精確度在1%，敏感度為84 KHz/V。
適用於NTSC同步分離之高PSR偏壓電路乃利用具回授控制的帶差參考電路來實現，目的在降低環境因素對於NTSC訊號解碼上的干擾。量測結果帶差參考電路對VDD飄移10%時的變化小於1%，而對溫度的敏感度為0.0006 V/℃。

This thesis includes three topics. The first topic is a low-variation 1 MHz clock generator. The second one is a high sensitivity linear voltage-to-frequency converter. The last one is a high-PSR bias circuit for NTSC SYNC separation. All of the circuits can be applied to related consumer electronic products.
The low-variation 1 MHz clock generator includes a bias circuit which automatically compensates the drifting caused by temperature variations. Furthermore, the circuit contains neither BJTs nor diodes to reduce the area cost. The frequency variation is measured to be less than 2.55\% in the range of 0℃~90℃.
The high sensitivity linear voltage-to-frequency converter is mainly constructed by a window comparator[11]. We analyze and improve the performance of accuracy to achieve both high accuracy and high sensitivity. The accuracy error is less than 1% and sensitivity is 84 KHz/V in the voltage range of 0.1V~0.8V.
The high-PSR bias circuit for NTSC SYNC Separation is implemented by a bandgap reference which is controlled by a feedback loop to reduce the interference of the environment. The measurement variation of the bandgap reference is less than 1\% when the variation of power supply is 10\%. The sensitivity of the bandgap reference to temperature is measured to be 0.0006V/℃.

摘要 i
Abstract ii
第一章 簡介 1
1.1 論文動機............................................1
1.2 先前文獻探討........................................2
1.2.1 時脈產生器的溫度補償..............................2
1.2.2 電壓對頻率轉換器..................................3
1.2.3 適用於NTSC訊號同步分離之高PSR偏壓電路.............4
1.3 論文大綱............................................4
第二章 小變化之1 MHz時脈產生電路 6
2.1 概論................................................6
2.2 原理概述............................................7
2.3 架構與原理說明......................................7
2.3.1 環式震盪電路......................................7
2.3.2 偏壓電路..........................................9
2.3.3 設定參數與溫度分析...............................11
2.4 佈局考量...........................................12
2.4.1 雜訊考量.........................................12
2.4.2 測試考量.........................................13
2.5 電路的設計、模擬與量測.............................14
2.5.1 參數設計.........................................14
2.5.2 佈局前模擬結果...................................14
2.5.3 佈局後模擬結果...................................16
2.3.4 量測結果.........................................19
2.6 操作規格與比較.....................................23
2.6.1 預計規格與量測規格...............................23
2.3.3 晶片照相圖.......................................23
2.3.2 架構比較.........................................25
第三章 高靈敏度線性電壓對頻率轉換器 26
3.1 簡介...............................................26
3.2 原理概述...........................................27
3.3 電路架構與原理說明.................................28
3.3.1 電路架構.........................................28
3.3.2 精確度之討論.....................................29
3.3.3 參考電壓電路.....................................32
3.3.4 電壓電流轉換器...................................33
3.3.5 視窗比較器.......................................34
3.4 佈局考量...........................................36
3.4.1 雜訊考量.........................................36
3.4.2 測試考量.........................................37
3.5 電路的設計與模擬...................................38
3.5.1 佈局前模擬結果..............................38
3.6 操作規格與比較.....................................40
3.6.1 預計規格.........................................40
3.6.2 架構比較　.......................................41
第四章 適用於NTSC同步分離之高PSR偏壓電路大器 42
4.1 簡介...............................................42
4.2 原理概述...........................................42
4.3 電路設計與分析.....................................44
4.3.1 高PSR的帶差參考電路..............................44
4.3.2 PSR分析..........................................45
4.3.3 電壓調節電路.....................................46
4.4 電路的設計、模擬與量測.............................47
4.3.1 參數設計.........................................47
4.3.2 佈局後模擬結果...................................49
4.3.2 量測結果.........................................49
第五章 結論與成果 51
參考文獻 53

[1]Y.-S. Shyu, and J.-C. Wu, "A process and temperature
compensated ring oscillator,"The First IEEE Asia Pacific
Conf. on ASICs (AP-ASIC '99), pp. 283-286, Aug. 1999.

[2]J. Routama, K. Koli, and K. Halonen, "A novel ring-
oscillator with a very small process and temperature
variation," in Proc. the 1998 IEEE International
Symposium on Circuits and Systems (ISCAS '98),} vol. 1,
pp. 181-184, May-June 1998.

[3]K. Sunderan, K. C. Brouse, K. U-Yen, F. Ayazi, and P. E.
Allen, "A 7-MHz process, temperature and supply
compensated clock oscillator in 0.25$mu$m CMOS,"
in Proc. 2003 Inter. Symp. on Circuits and Systems
(ISCAS'03),} vol. I, pp. 693-696, May 2003.

[4]R. J. Baker, H. W. Li, and D. E. Boyce, CMOS circuit
design, layout, and simulation, New York: IEEE Press,
1998.

[5]T. Uetake, Y. Maki, T. Nakadai, K. Yoshida, M. Susuki,
and R. Nanjo, "A 1.0 ns access 770 MHz 36 Kb SRAM
macro," Symposium on VLSI Circuits, Digest of Technical
Papers, pp. 109-110, 1999.

[6]I. M. Filanovsky, and S. S. Cai, "Temperature stable
BiCMOS voltage-to-frequency converter," in Proc. IEEE
International Symposium on Circuits and Systems,} 1996.
(ISCAS '96), vol. 1, pp. 349-352, May 1996.

[7]H. Matsumoto, and K. Watanabe, "Switched-capacitor
frequency-to-voltage and voltage-to-frequency converters
based on charge-balancing principle," in Proc. IEEE
International Symposium on Circuits and Systems
(ISCAS '88),vol. 3, pp. 2221-2224, Jun. 1988.

[8]F. N. Trofimenkoff, F. Sabouri, Q. Jichang, and J. W.
Haslett,"A square-rooting voltage-to-frequency converter,
"IEEE Transactions on Instrumentation and Measurement,
vol. 46, no. 5, pp. 1208-1211, Oct. 1997.

[9]D. McDonagh, and K. I. Arshak, "Stable differential
voltage to frequency converter with low supply voltage
and frequency offset control," IEEE Transactions on
Instrumentation and Measurement,} vol. 47, no. 5, pp.
1355-1361, Oct. 1998.

[10]C. Sidong, and I. M. Filanovsky, "High precision
voltage-to-frequency converter,
" in {it Proc. the 37th Midwest Symposium on Circuits
and Systems.} vol. 2, pp. 1141-1144, 1994.

[11]李志琛,"高靈敏度CMOS電壓對頻率轉換器與靜態式記憶體用高速
電流式感測放大器," 國立中山大學電機工程學系碩士班碩士論
文,1993.

[12]C.-C. Wang, Y.-L. Tseng, T.-J. Lee, and R. Hu,
"Low-variation 1.0 MHz clock generator with temperature
compensation bias, " in Proc. 2003 Workshop on Consumer
Electronics (WCE2003), pp. 133 (CD-ROM version), Nov.
2003.

[13]A. E. Buck, C. L. McDonald, S. H. Lewis, and T. R.
Viswanathan, "A CMOS bandgap reference without
resistors, " IEEE J. of Solid-State Circuits,} vol. 37,
no. 1, pp. 81-83, Jan 2002.

[14]B. Razavi, {it Design of Analog CMOS Intsgerated
Circuits, New York: McGraw-Hill, 2001.

[15]D. A. Johns and K. Martin, Analog Integrated
Circuit Design, New York: John Wiley & Sons, Inc., 1997.

[16]H. P. Le, A. Zayegh, and J. Singh, "Performance
analysis of optimised CMOS comparator, "
IEEE Journal of Solid-State Circuits,} vol. 39, no. 11,
pp. 833-835, May 2003.

[17]P. E. Allen and D. R. Holberg, CMOS Analog Circuit
Design, New York: Oxford, 2002.

[18]K.Jack, Video Demystified, Reading: published by LLH
Technology Publishing, 2001.

[19]National Semiconductor, LM1881 video sync separator,
Data Sheet:DS009150, Apr. 2001.

[20]C.-H. Lee, K. McClellan, and J. Choma, Jr., "Supply
noise insensitive bandgap regulator using capacitive
charge pump DC-DC converter, " IEEE Journal of Solid-
State Circuits, vol. 36, no. 10, pp. 1453-1463, Oct.
2001.

[21]S. K. Hoon, J. Chen, and F. Maloberti,"An improved
bandgap reference with high power supply rejection, "
in Proc. IEEE International Symposium on Circuits and
Systems, ISCAS 2002, vol. 5, May 2002.

[22]C.-C. Wang, Y.-L. Tseng, T.-J. Lee, and R. Hu, "High-
PSR bias circuitry for NTSC SYNC separation, "
in Proc. IEEE International Symposium on Circuits and
Systems, ISCAS 2004,} vol. 1, pp. 329-332, May 2004.