論文使用權限 Thesis access permission:校內校外完全公開 unrestricted
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus: 已公開 available
論文名稱 Title |
以SIMULINK建構HOMEPLUG AV系統之基頻傳輸模式與FPGA實現其3072點FFT Transmission Modeling with Simulink and FPGA implementation of 3072-point FFT for the Homeplug AV system |
||
系所名稱 Department |
|||
畢業學年期 Year, semester |
語文別 Language |
||
學位類別 Degree |
頁數 Number of pages |
52 |
|
研究生 Author |
|||
指導教授 Advisor |
|||
召集委員 Convenor |
|||
口試委員 Advisory Committee |
|||
口試日期 Date of Exam |
2011-06-02 |
繳交日期 Date of Submission |
2011-07-20 |
關鍵字 Keywords |
電力線通訊、賽靈思系統產生器、3072點快速傅立葉轉換處理器 MATLAB/Simulink, Homeplug AV, Xilinx System Generator, 3072-point FFT processor |
||
統計 Statistics |
本論文已被瀏覽 5658 次,被下載 2405 次 The thesis/dissertation has been browsed 5658 times, has been downloaded 2405 times. |
中文摘要 |
隨著網路通訊技術快速發展,為我們日常生活帶來許多便利,其中選擇網路系統的通訊媒介是常要面對的課題,使用乙太網路有佈線需求,而電力線通訊網路是另外一種選擇,電力線網路覆蓋範圍廣且不需重新佈線,連接電力線插座即可上網,提供網路最後一哩解決方案。目前有X-10, CEBus, Echonet以及HomePlug AV等因應電力線傳輸環境所制定的標準。本論文針對電力線標準制定聯盟(HomePlug Powerline Alliance) 所制定的HomePlug AV標準進行研究Homeplug AV系統之基頻傳輸模式與其3072點快速傅立葉轉換處理器,並使用MATLAB/Simulink內建元件庫建立Homeplug AV系統基頻傳輸架構,藉由系統層次模擬進行Homeplug AV系統基頻傳輸運作與系統效能分析。此外Homeplug AV標準採用非二次冪的3072點快速傅立葉轉換處理器,本論文亦使用賽靈思系統產生器(Xilinx System Generator)內建的元件實現3072點FFT處理器硬體設計,以硬體模擬層次完成其功能驗證。 |
Abstract |
The rapid growth of communication technology with the success of internet, has brought huge profits and great convenience to our daily life. Computer networks can be built using either wired or wireless technologies. It will be an important issue that how to select a medium for the transmission. Wired Ethernet has been the traditional choice in most of the networks. However, it has to deploy the Ethernet wires. For the wired internet networks, the power line communication (PLC) technology will be an alternative choice. In this wire-line communication system, the power line network is used as the transmission medium. Therefore, computer networks can work on the existing power line system. No extra new transmission infrastructure is needed. So far, several PLC standards are available, shch as X-10, CEBus(Consumer Electronic Bus), Echonet and Homeplug. This thesis studies the Homeplug AV specification developed by the Homeplug powerline Alliance. By employing MATLAB/Simulink, we build up a PLC baseband transmission model and simulation platform. We carry out the Homeplug AV baseband transmission performance in system level on this platform. The Homeplug AV adopts 3072-point FFT which is not the power of two. It will be a challenge to design the 3072-point FFT processor. Here, we use Xilinx System Generator to design and implement the 3072-point FFT processor. The function verification of the implemented 3072-point FFT processor for Homeplug AV system is carried out by simulation. |
目次 Table of Contents |
論文審定書. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i 誌謝. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii 中文摘要. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii 英文摘要. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iv 目錄. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v 圖次. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii 表次. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix 第一章簡介1 1.1 研究動機. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.2 論文架構. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 第二章HomePlug AV 系統介紹3 2.1 Homeplug AV 規範和定義. . . . . . . . . . . . . . . . . . 4 2.2 Homeplug AV 媒體存取控制層. . . . . . . . . . . . . . . 4 2.3 HomePlug AV 實體層. . . . . . . . . . . . . . . . . . . . . . . 4 2.3.1 實體層資料封包結構介紹. . . . . . . . . . . 5 2.3.2 Homeplug AV 實體層收發方塊圖. . . .. . 6 第三章HomePlug AV 實體層技術分析9 3.1 攪拌器. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.2 渦輪碼編解器. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.2.1 渦輪編碼器. . . . . . . . . . . . . . . . . . . .. . . . . . . . . 9 3.2.2 渦輪碼交錯器. . . . . . . . . . . . . . . . . . . . . . . 13 3.3 通道交錯器. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.4 映射(Mapper) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.5 3072點快速傅立葉轉換處理器. . . . . . . . . .. . . . . 17 第四章以Simulink 建構Homeplug AV 系統之基頻傳輸模式20 4.1 HomePlug AV 系統傳輸平台. . . . . . . . . . . . . 20 4.1.1 3072點FFT . . . . . . . . . . . . . . . . . . . . . . . 21 4.1.2 渦輪碼的編碼和解碼. . . . . . . .. . . . . . . . . . 22 4.2 系統效能分析. . . . . . . . . . . . . . . . . . . . . . . . . 24 第五章3072點FFT 設計29 5.1 HomePlug AV 系統之3072點FFT 架構. .. . 29 5.2 Homeplug AV 系統之3072點FFT . . .. . 30 5.2.1 分時多工器. . . . . . . . . . . . . . . . . . . . 32 5.2.2 FFT . . . . . . . . . . . . . . . . . . .. . . . . . 32 5.2.3 以唯獨記憶體與複數乘法器實現旋轉因子. 33 5.2.4 控制輸出訊號的排序. . . . . . . . . . . 34 5.3 模擬3072點FFT . . . . . . . . . . . . . . . . . . . . . . . . 36 5.4 3072點FFT 功能驗證. . . . . . . . . . . . .. . . . 37 第六章結論40 參考文獻41 |
參考文獻 References |
[1] 陳後守、邱茂清、王忠炫、吳昭明, 錯誤更正碼. 臺北市: 教育部顧問室, 2007. [2] 鈦思科技, 通訊系統設計與模擬使用MATLAB/Simulink. 臺北市: 鈦思科技股份 有限公司, 2007. [3] HomePlug AV Specification Version 1.1, HomePlug Powerline Alliance. [4] O. H. HC Ferreira, HM Grovk and A. H. Vinck, “Power line communications:an overview,” IEEE Africon, vol. 2, pp. 558–563, 1996. [5] J. G. Brookshear, Computer Science:An Overview 8th Edition. Addison Wesley, 2004. [6] H.A.Garcia-Baleon and V.Alarcon-Aquino, “A power-line communication modem based on ofdm,” International Conference on Electrical, Communications, and Computers 2009 (CONIELECOMP 2009), Cholula, Puebla, pp. 208–213, Feb 2009. [7] M. S. John G.Proakis, Digital Communications. McGraw Hill, 2008. [8] S. Lin and J. Daniel J.Costello, Error Control Coding: Fundamentals and Applications. Prentice Hall, 2004. [9] C.-L. T. J.-J. T. Shung-Chih Chen, Chao-Tang Yu, “a new ifft/fft hardware implementation structure for ofdm applications,” The proceedings of 2004 IEEE Asia-Pacific Conference on Circuits and System, vol. 2, pp. 1093–1096, December 6-9, 2004, Tainan, Taiwan. [10] B. J. C. Lajos Hanzo, M. Munster and T. Keller, OFDM and MC-CDMA for Broadband Multi-User Communications, WLANs and Broadcasting. England: John Wiley and Sons, 2003. [11] M. Y. Ibrahim S.Raad, “Implementation of a turbo codes test bed in the simulink environment,” Signal Processing and Its Applications, 2005. Proceedings of the Eighth International Symposium on, vol. 2, pp. 847–850., 2005. [12] A. G. Claude Berrou and P. Thitimajshima, “Near shannon limit error - correcting coding and decoding : Turbo-codes (1),” IEEE, pp. 1064–1070, 1993. [13] R. W. S. Alan V. Oppenheim, Discrete time signal processing (3/E). Prentice Hall, 2010. |
電子全文 Fulltext |
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。 論文使用權限 Thesis access permission:校內校外完全公開 unrestricted 開放時間 Available: 校內 Campus: 已公開 available 校外 Off-campus: 已公開 available |
紙本論文 Printed copies |
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。 開放時間 available 已公開 available |
QR Code |