電壓控制震盪器被廣泛應用在各種電路中，特別是應用在鎖相迴路上，在CMOS技術的電路應用上，低信號抖動的CMOS震盪器是被高度要求的。
在這篇論文中，我們提出了兩種類型的電壓震盪器:環震盪器以及弛張震盪器，我們分別討論了供應電壓源的雜訊對個別造成的影響，並且運用一些隔離雜訊的方法有效的降低震盪器對雜訊的靈敏度，同時提供了一個高度線性的增益(Kvco)，使得鎖相回路在運用上擁有更高的穩定度。
所有電壓控制震盪器，亦在TSMC 0.35μm 2P4M 混合信號製程完成電路設計。

Voltage-controlled oscillators are widely used circle blocks, particularly in phase-
locked loops. As CMOS is the technology of choice for many applications, CMOS
oscillators with low timing jitter are highly desired.
In this thesis, two types of VCO based on differential ring oscillator and relaxation oscillator are proposed. We describes the effect of supply noise on the performance of differential ring and relaxation oscillators. Compared to the conventional VCO, the proposed VCOs have lower sensitivity to noise on the power supply and also provided a high linearity gain (Kvco) which decreases the VCO jitter in the PLL circuit and improve the system stability. Both of VCOs are designed in TSMC 0.35μm 2P4M Mixed-Signal process technology.

Chapter 1 Introduction
1.1 Background 1
1.2 Organization 5
Chapter 2 Design Issues & Method to Reduce VCO Jitter 6
2.1 Jitter and Linearity Definition
2.1.1 Jitter definitions 7
2.1.2 The Linearity Definition of the VCO 10
2.2 Methods to Reduce VCO Jitter 13

Chapter 3 The proposed Ring VCO 18
3.1 Introduction of Ring Oscillator 18 3.2 The Proposed Circuit 22
3.3 Result & Discussion 30
3.3.1 Linearity & Sensitivity 30
3.3.2 Jitter Simulation 32
3.3.3 Layouts 34
3.3.4 Measurement 35
3.4 Comparison Lists 38

Chapter 4 The proposed Relaxation VCO 39
4.1 Introduction of Relaxation Oscillator 39
4.2 The Propose Circuit 44
4.2.1 The Voltage-to-Current Stage 45
4.2.2 The Replica Cell Stage 47
4.2.3 System Architecture and Analysis 48
4.3 Result & Discussion 51
4.3.1 Linearity & Sensitivity 51
4.3.2 Jitter Simulation 53
4.3.3 Layouts 55
4.3.4 Measurement 56

Chapter 5 Conclusion 60 Reference 61

[1] B. Lai and R. C. Walker, “A monolithic 622Mb/s clock extraction data retiming circuit,” in ISSCC Dig. Tech. Papers, Feb. 1991. pp. 144-145.
[2] M. Negahban, R. Behrasi, G. Tsang, H. Abouhossein. and G. Bouchaya, “A two-chip CMOS read channel for hard-disk drives, ” in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 216-217.
[3] M. Horowitz, A. Chan, J. Gasbarro. T, Lee, W. Leung, W. Richardson, T. Thrush, and Y. Fujii “PLL design for a 500Mb/s interface, ” in ISSCC Dig. Tech Papers, Feb.1993, pp. 160-161.
[4] I. A. Young, J. K. Greason, I. E. Smith, and K. L. Wong, “A PLL clock generator with 5 to 110MHz lock range for microprocessors, ” in ISSCC Die. Tech. Papers, Feb. 1992, pp. 50-51.
[5] S. Harris, “ The effect of sampling clock jitter on Nyquist sampling analog-to-digital converters, and on oversmpling delta-sigma ADC’s,” J. Audio Eng. Soc., vol. 38, pp. 537-542, July 1990.
[6] A. Abidi and G.. Meyer, “Noise in Relaxation Oscillators,” IEEE Journal of Solid-State Circuits, vol. sc-18, no. 6, December 1983.
[7] C. Hyeon et al ., “Design of Low Jitter PLL for Clock Generrator with Supply Noise Insensitive VCO,” IEEE international Symposium on Circuits and Systems 1998 vol.1,pp.233-266
[8] I.I Novof, J. Austin, R. Kelkar, D. Strayer, S. Wyatt, “Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter, ”IEEE Journal of Solid-State Circuits, vol.30, no.11, pp.1259-1266, Nov.1995.
[9] R. Shariatdoust, K. Nagaraj, M. Saniski, and J. Plany, “A low jitter 5 MHz to 180MHz clock synthesizer for video graphics,” in Proc. IEEE Custom Integrated Circuits Conf., 1992, pp. 24.2.1-25.2.5
[10] B. Kim, D. N. Helman, and P. R. Gray,”A 30-MHz hybrid analog/digital clock recovery circuit in 2-um CMOS ,” IEEE J. Solid-State Circuits, vol, 25, pp. 1385-1394, Oct. 1990.
[11] I. A. Young, J. K. Greason, and K. L. Wong, “ A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE J. Solid-State Circuits, vol, 27,pp. 1599-1606,Nov. 1992.



[12] D. Mijuskovic et al., “Cell-based fully integrated CMOS frequency synthesizers, ” IEEE J. Solid-State Circuits, vol, 29.pp. 271-279, Mar. 1994
[13] T. Pialis and K. Phang, “Analysis of Jitter in Ring OSCILLATORS due to Power Supply Noise” 2003 IEEE
[14] S. K. ENAM and ASAD A. ABIDI,”A 300-MHz CMOS Voltage-Controlled Ring Oscillator,” IEEE J. Solid-State Circuits, vol, 25,NO. 1, FEBERURY 1990
[15] Z. WANG and W. GUGGENBUHL,” A Voltage Controllable Linear MOS Transconductor Using Bias Offset Technique,” IEEE J. Solid-State Circuits, vol, 25, August 1989
[16] C. J. M. Verhoeven, “First order oscillators,” Ph.D. dissertation, Delft University, 1990.
[17] A. A. Abidi. and R. G. Meyer, “Noise in Relaxation Oscillators” IEEE J. Solid-State Circuits, vol, SC-18,pp. 794-802,Dec. 1983.
[18] B. W. Stuck, “Switching-time jitter statistics for bipolar transistor threshold-crossing detectors, ” IEEE J. Solid-State Circuits, vol. 25, pp, 692-698, June 1990
[19] W. Rhee,”A LOW POWER, WIDE LIMEAR-RANGE CMOS VOLTAGE-CONTROLLED OSCILLATOR,” IEEE 1998
[20] Behzad Razavi, “Design of Analog CMOS Integrated Circuits” pp.510-511.
[21] J. G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. of Solid-State Circuits, vol. 31,11,pp.1723-1732,Nov. 1996.
[22] C.H. Lee, J. Cornish, K. McClellan, and J. Choma, Jr. “Design of low jitter PLL for clock generator with supply noise insensitive VCO,” IEE Vol.37, 24 May 2001.
[23] B. Razavi, “Design of Analog CMOS Integrated Circuits” pp.660
[24] S. Park, Y. Choi, S.G. Lee, S.C. Park and W. Kim, “Low-jitter phase-locked loop based on pseudo-differential delay elements,” IEE Electronics Letters 24th May 2001 Vol. 37 No.11
[25] F. Herzel, and B.Razavi, “A study of oscillator jitter due to supply and substrate noise,” IEEE Transactions on, Vol.46, pp.56 – 62, Jan. 1999.
[26] R. J. Baker, W. H. Li and E. D. Boyce, “CMOS Circuit Design, Layout, and Simulation” pp.387
[27] S.C. Lee, D.S. Park, J.H. Song, M.W. Choi; S.H. Lee “A low-ripple switched-capacitor DC-DC up converter for low-voltage applications,” ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on 28-30 Aug. 2000 Page(s):13 - 16
[28] K.H. Chen, H.S. Liao, and L.J. Tzou, “A low jitter and low power phase-locked loop design,” IEEE International Symposium on Circuits and Systems, May 28-31, 2000.
[29] L. Yijing, S. Shimin, “A novel low jitter PLL clock generator with supply noise insensitive design,” ASIC, 2001. Proceedings. 4th International Conference on 23-25 Oct. 2001 Page(s):259 - 261
[30] H.H. Chang, S.P. Chen, and S.J. Liu, “A shifted-averaging vco with precise multiphase outputs and low jitter operation,” European Solid-State Circuits, pp.16-18 Sept. 2003.