Responsive image
博碩士論文 etd-0726104-141957 詳細資訊
Title page for etd-0726104-141957
論文名稱
Title
多媒體系統之軟硬體分割與管線化排程
Hardware-Software Partitioning and Pipelined Scheduling of Multimedia Systems
系所名稱
Department
畢業學年期
Year, semester
語文別
Language
學位類別
Degree
頁數
Number of pages
73
研究生
Author
指導教授
Advisor
召集委員
Convenor
口試委員
Advisory Committee
口試日期
Date of Exam
2004-07-13
繳交日期
Date of Submission
2004-07-26
關鍵字
Keywords
管線化排程、軟硬體分割、控制流程圖、軟硬體實現評估
Pipelined scheduling, HW/SW estimation, Control data flow, HW/SW partitioning
統計
Statistics
本論文已被瀏覽 5669 次,被下載 18
The thesis/dissertation has been browsed 5669 times, has been downloaded 18 times.
中文摘要
由於資訊技術的日新月異,現今的多媒體系統,如MP3、影像處理等,其功能越來越複雜,因此需要更複雜的系統架構以及更強大的計算能力才能達到即時的處理。為了滿足成本和效能的要求,多媒體系統通常都會由處理器、特殊功能硬體電路等不同元件所組成,經由這些元件的共同運作,便可以即時處理多媒體系統的各項功能。然而,這些元件通常會有面積、效能,以及成本等各方面的差異,因此需要一套有效的方法與工具來決定較佳的系統架構。
  本論文主要在研究一套系統架構決策工具,在給定一個多媒體系統的系統規格與限制條件時,能夠針對此系統規格快速決定滿足限制條件所需之系統架構。此決策工具除了需要分割多媒體系統的各個功能並對應至軟硬體元件外,尚必須對這些功能進行排程和管線化的處理,以滿足效能限制並達到即時性的需求。經由排程和管線化的處理後,將可大量減少執行多媒體系統所需時間與硬體成本。此外,由於系統開發所面臨的上市時間壓力,我們規劃了一連串的設計流程,將所有決策工作以自動化或半自動化方式完成,以減少設計過程所需耗費的人力與時間。最後,我們利用幾個多媒體系統進行實驗,以驗證此一自動化過程的結果能夠符合系統規格所訂定的各項限制,確保此自動化流程的正確性。
Abstract
Due to the rapid advancement of VLSI technology, functions of multimedia systems (e.g. MP3, image processing etc,) become more complex nowadays. Therefore, more complicated system architecture and powerful computing ability are required to attain real-time process. In order to fulfill the requirement of cost and efficiency, multimedia systems usually consist of processors, ASICs and other various components. Diverse real-time functions of multimedia system can be implemented via co-operation of these components. However, these components have the differences in area, efficiency, and cost. Accordingly, it is necessary to establish a useful method and tool to decide better system architecture.
  The main objective of the thesis is to develop a decision tool of system architecture. Given the system specification and constraints of a multimedia system, it can quickly decide a good system architecture to satisfy the constraints in accordance with the system specification . Except for partitioning various functions and mapping functions to hardware components, the decision tool must implement scheduling and pipelining to fulfill resource constraints and reach the real-time requirement. A great deal of time and cost for implementing the multimedia system can be reduced by careful scheduling and pipelining. Besides, owing to the pressure of time to market in system development, we propose a series of design flow to speed up the design process. All decision tasks in the flow are finished by automatic or semi-automatic method to reduce the exhaustion of manpower and time. Finally, we make experiments with the proposed tool on several multimedia systems. The results show that the automatic process can conform to constraints which set up by system specifications and ensure the accuracy of the process.
目次 Table of Contents
第一章 導論 1
1.1 研究動機 1
1.2 研究貢獻 3
1.3 論文架構 6

第二章 軟硬體平台資源 7
2.1 ARM Integrator 7
2.2 SUIF 10
2.2.1 簡介 10
2.2.2 SUIF的使用 13

第三章 CFG與軟硬體實現評估 15
3.1 控制流程圖(CFG) 15
3.2 程式分割 18
3.3 軟硬體實現評估 20
3.3.1 軟體實現評估(software estimation) 20
3.3.2 硬體實現評估(hardware estimation) 25
3.3.2.1 DFG建構 25
3.3.2.2 演算法 27
3.3.2.3 硬體評估器的實現 32

第四章 軟硬體分割(partitioning) 33
4.1 概論 33
4.2 初始化(initial)軟硬體分割 34
4.3 軟硬體分割實現 39

第五章 管線化與排程(pipelining and scheduling) 41
5.1 概論 41
5.2 管線化排程的實現 42
5.2.1 問題定義 42
5.2.2 演算法 43
5.2.3 合適時間區間(the suitable time interval)的決定 45

第六章 範例與實驗成果 52
6.1 概論 52
6.2 JPEG2000編碼 52
6.3 MP3解碼器 55
6.4 小波視訊(WaveVideo)串流編碼 59

第七章 結論 64

參考文獻 66

附錄A 硬體評估實現過程 69
參考文獻 References
[1] S. Furber. ARM System-on-Chip Architecture, 2nd Edition, Addison Wesley Longman, 2000.
[2] http://www.arm.com
[3] AMBA Specification (rev2.0) and Multi-layer AHB specification , http://www.ar m.com ,2001.
[4] M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion and M. S. Lam, “Maximizing Multiprocessor Performance with the SUIF Compiler”, IEEE Computer, volume. 29 , issue. 12 , pp. 84 – 89, Dec. 1996.
[5] http://suif.stanford.edu
[6] overview of the SUIF compiler, http://suif.stanford.edu
[7] J. M. Anderson, S. P. Amarasinghe and M. S. Lam, “Data and Computation for Multiprocessors”, Proceedings of the Fifth ACM SIGPLAN Symposium. Principles and Practice of Parallel Processing, July, 1995.
[8] M. E. Wolf and M. S. Lam, “A loop transformation theory and an algorithm to maximize parallelism,” IEEE Trans. Parallel and Distributed Systems, volume. 2 , issue. 4 , pp.452 - 471, Oct, 1991.
[9] M. W. Hall, S. P. Amarasinghe, B. R. Murphy, S. Liao, and M. S. Lam, “Detecting coarse-grain parallelism using an interprocedural parallelizing compiler,” Proceedings of Supercomputing '95, Dec. 1995.
[10] A. W. Lim and M. S. Lam, “Maximizing parallelism and minimizing synchronization with affine partitions,” Parallel Computing, Vol. 24, Issue 3-4, May 1998.
[11] S. P. Amarasinghe, J. M. Anderson, M. S. Lam and C. W. Tseng, “The SUIF compiler for scalable parallel machines,” Proceedings of the 7th SIAM Conference. Parallel Processing for Scientific Computing, Feb, 1995.
[12] S. P. Amarasinghe, J. M. Anderson, M. S. Lam and A. W. Lim, “An overview of a compiler for scalable parallel machines,” Proceedings of the 6th Workshop. LCPC, August, 1993.
[13] J. M. Anderson and M. S. Lam, “Global optimizations for parallelism and locality on scalable parallel machines,” Proceedings of the ACM SIGPLAN'93 Conference. Programming Language Design and Implementation, June, 1993.
[14] M. W. Hall, B. R. Murphy and S. P. Amarasinghe, “Interprocedural analysis for parallelization: design and experience,” Proceedings of the Seventh SIAM Conference. PPSC, Feb, 1995.
[15] J. Gong, D. Gajski, and S. Narayan, “Software estimation from executable specifications,” in J. Comput. Software Eng., vol. 2, no. 3, pp.239–258, 1994.
[16] C.-Y. Huang and D. D. Gajski, “Software performance estimation for pipeline and superscalar processors,” Dept. Inform. Comput. Sci., Univ. California at Irvine, Irvine, CA, Tech. Rep. 95-20, 1995.
[17] S. Bakshi and D. D. Gajski, “Partitioning and Pipelining for Performance - Constrained Hardware/Software Systems,” IEEE Trans. VLSI Syst., vol 7, pp.419 - 432 Dec. 1999.
[18] L. Ramachandran and D. D. Gajski, “An algorithm for component selection in performance optimized scheduling,” in Proc. IEEE Int. Conf. Computer-Aided Design, 1991, pp. 92–95.
[19] S. Note, F. Catthoor, G. Goossens, and H. J. De Man, “Combined hardware selection and pipelining in high-performance data-path design,” IEEE Trans. Computer-Aided Design, vol. 11, pp. 413–423, Apr. 1992.
[20] K. S. Hwang, A. E. Casavant, C.-T. Chang, and M. A. d’Abreu, “Scheduling and hardware sharing in pipelined data paths,” in Proc. IEEE Int. Conf. Computer-Aided Design, pp. 24–27, 1989.
[21] M. Potkonjak and J. Rabaey, “A scheduling and resource allocation algorithm for hierarchical signal flow graphs,” in Proc. 26th Design Automation Conf., 1989, pp. 7–13.
[22] S. Bakshi and D. D. Gajski, “Hierarchical pipelining with hardware/software partitioning,” Tech. Rep. 96-38, Dept. of Information and Computer science, University of California, Irvine, 1996.
[23] Taewhan Kim, Jane W.S. Lin, and C. L. Lin, “A scheduling algorithm for conditional resource sharing,” Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 84-87, 1991.
[24] Ki Soo Huang, Albert E. Casavant, Chin-Tang Chang, and Manuel A. d’Abreu, “Constrained conditional resource sharing in pipeline synthesis,” Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 52-55, 1988.
[25] Srinivas Devadas and A. Richard Newton, “Algorithms for hardware allocation in data path synthesis,” IEEE Trans. Computer-Aided Design, vol. 8, July 1989, pp. 768-781.
[26] Asawaree Kalavade and P. A. Subrahmanyam, “Hardware/Software Partitioning for Multifunction Systems,” IEEE Trans. Computer-Aided Design. Integrated circuits and systems, vol. 17, pp. 819 – 837, SEP. 1998.
[27] Yu-Chin Hsu and Yuan-Long Jeang, “Pipeline Scheduling Techniques in High-Level Synthesis,” Sixth Annual IEEE International, pp. 396 – 403, IEEE, 1993.
[28] S. Bakshi, D. D. Gajski, and H.-P. Juan, “Component selection in resource shared and pipelined DSP applications,” in proceedings of EURO-DAC, 1996.
[29] Karam S. Chatha and Ranga Vemuri, “Hardware-Software Partitioning and Pipelined Scheduling of Transformative Application”, IEEE Trans. VLSI Syst., vol.10, pp. 193 - 208 ,June 2002.
[30] R. Niemann and P. Marwedel, “Hardware/software partitioning using integer programming,” in Proc. European Design and Test Conf, ED&TC, 1996.
[31] F. Balarin, L. Lavagno, P. Murthy, and A. Sangiovanni-Vincentelli, “Scheduling for embedded real-time systems,” IEEE Design Test Comput., volume: 15 , issue: 1, pp. 71 - 82 ,Jan.-Mar. 1998.
[32] G. Fankhauser, M. Dasen, N. Weiler, B. Plattner, and B.Stiller, “WaveVideo – An Integrated Approach to Adaptive Wireless Video,” ACM Monet, Special Issue on Adaptive Mobile Networking and Computing, Vol. 4. No. 4, pp. 255-271, 1999.
電子全文 Fulltext
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
論文使用權限 Thesis access permission:校內公開,校外永不公開 restricted
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus:永不公開 not available

您的 IP(校外) 位址是 3.88.185.100
論文開放下載的時間是 校外不公開

Your IP address is 3.88.185.100
This thesis will be available to you on Indicate off-campus access is not available.

紙本論文 Printed copies
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。
開放時間 available 已公開 available

QR Code