論文使用權限 Thesis access permission:校內校外均不公開 not available
開放時間 Available:
校內 Campus:永不公開 not available
校外 Off-campus:永不公開 not available
論文名稱 Title |
積分三角類比數位轉換器應用於精密測量儀器之研究 Research on Sigma-Delta Analog-to-Digital Converter for Precision Measurement |
||
系所名稱 Department |
|||
畢業學年期 Year, semester |
語文別 Language |
||
學位類別 Degree |
頁數 Number of pages |
83 |
|
研究生 Author |
|||
指導教授 Advisor |
|||
召集委員 Convenor |
|||
口試委員 Advisory Committee |
|||
口試日期 Date of Exam |
2007-07-14 |
繳交日期 Date of Submission |
2007-07-26 |
關鍵字 Keywords |
積分三角調變器、類比數位轉換器、雜訊移頻、超取樣 Sigma-Delta Modulator, Noise Shaping, Oversampling, Analog-to-Digital Converter |
||
統計 Statistics |
本論文已被瀏覽 5664 次,被下載 0 次 The thesis/dissertation has been browsed 5664 times, has been downloaded 0 times. |
中文摘要 |
本論文主要是研究精密測量之高階超取樣類比數位轉換器,以二階積分三角調變器為基礎,依序設計出比例積分補償與三階積分三角調變器,根據系統頻域和時域的分析結果,以響應較好的三階架構運用輔助軟體加以模擬及實現,並對輸入變動測量調變器輸出變化。經過驗證此轉換器電路,可以達到量測儀器所需之精確度與線性度。 |
Abstract |
The main purpose of this thesis is to research High-Order Sigma-Delta Analog-to-Digital converter for precision measurement, a PI compensator and a third-order Sigma-Delta modulator has been proposed based on a second-order Sigma-Delta modulator. In accordance with the analysis result of frequency domain and time domain of system, we use third-order model because of better response with auxiliary software to simulate and implement the system, then measure modulator output variance for input variation. This converter circuit demonstrates that it can achieve the requirements of precision and linearity which the measure instrument demands. |
目次 Table of Contents |
中文摘要 I 英文摘要 II 目錄 III 圖目錄 VI 表目錄 XI 第一章 緒論 1 1.1 研究動機 1 1.2 研究方法 1 1.3 論文架構 3 第二章 積分三角調變器原理 5 2.1 傳統類比數位轉換器 5 2.1.1 奈式A/D轉換器 5 2.1.2 超取樣A/D轉換器 6 2.2 奈式取樣率與量化誤差 7 2.2.1 奈式取樣率 7 2.2.2 量化誤差 9 2.3 積分三角調變器特性 11 2.3.1 抗交連濾波器 12 2.3.2 超取樣技術 13 2.3.3 雜訊移頻技術 15 2.3.4 輸出時域分析 16 2.4 數位降頻濾波器 19 第三章 積分三角調變器架構 22 3.1一階積分三角調變器 22 3.2 二階積分三角調變器 25 3.3 N階積分三角調變器 28 3.4 內插架構 29 3.5串疊架構 30 第四章 系統設計與模擬分析 33 4.1 二階積分三角調變器 33 4.2比例積分控制應用於二階積分三角調變器 37 4.3 三階積分三角調變器設計 42 第五章 硬體電路設計與實驗結果 49 5.1 三階積分三角調變器模擬電路 49 5.2 三階積分三角調變器實作電路 54 第六章 結論與未來展望 63 6.1 結論 63 6.2 未來展望 64 參考資料 65 |
參考文獻 References |
[1]D. A. Johns and K Martin, “Analog Integrated Circuit Design,” John Wiley & Sons, Inc.1997. [2]Analog Devices, “Mixed-signal and DSP Design Techniques,” 2000. [3]J. C. Candy and G. C. Temes, ”Oversampling Delta-Sigma Data Converters Theory, Design, and Simulation,” IEEE Press,1992. [4]S. R. Norsworthy, R. Schreier, and G. C.Temes, “Delta-Sigma Data Converters : Theory, Design, and Simulation,” IEEE Press, 2005. [5]G. A. S. Machado, N. C. Battersby, and C. Tomazou, “On the Development of Analogue Sampled-Data Signal Processing,” Analog Integrated Circuits and Signal Processing, 1996. [6]G. I. Bourdopoulos, A. Pnevmatikakis, V. Anastassopouls, T. L. Deliyannis, “Delta-Sigma Modulators: Modeling, Design and Applications,” Imperial College Press, Lodon, 2003. [7]R. Schreier, and G. C. Temes, “Understnading Delta-Sigma Data Converter, ” John Wieley, NJ, 2005. [8]R. V. D. Plassche, “Integrated Analog-to-Digital and Digital-to-Analog Converters,” Kluwer Academic Publishers, 1994. [9]David Jarman, ”A Brief Introduction to sigma delta Conversion,” Intersil Application Note AN9504,1995. [10]J. C. Candy, “Decimation for Sigma Delta Modulation,” IEEE Transactions on Communications, Vol. COM-34, pp. 72-76,January 1986. [11]K. Chao, S. Nadeem, W. Lee, and C. Sodini, ”A Higher Order Topology for Interpolative Modulators for Oversampling A/D Converters,” IEEE Transactions on Circuits and Systems, Vol.37, No 3, pp.309-318, March 1990. [12]J. A. Cherry and W. M. Snelgrove, ”Continuous- Time Delta-Sigma Modulators for High-speed A/D conversion: Theory, Practice and Fundamental Performance Limits,” Kluwer Academic Publisher, USA, 2000. [13]L. Williams and B. Wooley, ”A Third-Order Sigma- Delta Modulator with Extended Dynamic Range,” IEEE J. Solid-State Circuit, Vol29, pp.193-202, March 1994. [14]B. C. Kuo, “Automatic Control Systems,” Prentice-Hall, Inc., 1995. [15]Friedel Gerfers, Maurits Qrtmanns, and Yiannos Manoli, “A 1.5bit Power-Efficient Continuous- Time Third-Order ΣΔ Modulator,” IEEE Journal od Solid-State Circuits, Vol.38.No.8.August 2003. [16]S. H. Yu and J. S. Hu, ”Analysis and Design of a Single-Bit Noise-Shaping Quantizer,” Proc. of Amer. Contr. Conf, vol.2, pp.41-45, Denver, Colorado, 2003. [17]Augusto Marques, Vincenzo Peluso, Michel S. Steyaert, Willy M. Sansen, ” Optimal Parameters for ΔΣ Modulator Topologies,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing,Vol. 45, NO.9, 1998. [18]M. Bloechl, M. Bataineh, D. Harrell,2004, ”Class D Switching Power Amplifiers: Theory, Design, and Performance,” SoutheastCon Proc., IEEE., pp.123-146, Florida, 26-29 Mar. [19]Takis Zourntos, Dacid A. Johns, “Robust Delta- Sigma Modulators Based on Variable-Structure Control,” Electrical and Computer Engineering, 1999 IEEE Canadian Conference on Volume 2, 9- 12 May 1999 Page(s):913 - 918 vol.2. [20]Takis Zourntos, Dacid A. Johns, “Variable- Structure Compensation of Delta-Sigma Modulators: Stability and Performance,” IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 49, NO.1, 2002. [21]T. L. Chern J. S. Wong, ”DSP based Integral Variable Structure Control for DC Motor Servo Drivers,” IEE Proc.-Control Theory Appl., Vol. 142, No.5, September 1995. [22]陳永平, ”可變結構控制,”全華科技圖書股份有限公 司, 1997. [23]葉威廷, ”四階Sigma-Delta數位放大器之FPGA硬體 平台實現,” 國立交通大學,碩士論文,2003. [24]何榮基, ”可測試之交換電流式積分三角調變器設 計,” 國立雲林科技大學,碩士論文,2001. [25]朱景彬, ”基於積分三角調變技術的D類音頻功率放 大器設計,” 國立雲林科技大學,碩士論文,2006. |
電子全文 Fulltext |
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。 論文使用權限 Thesis access permission:校內校外均不公開 not available 開放時間 Available: 校內 Campus:永不公開 not available 校外 Off-campus:永不公開 not available 您的 IP(校外) 位址是 18.116.63.174 論文開放下載的時間是 校外不公開 Your IP address is 18.116.63.174 This thesis will be available to you on Indicate off-campus access is not available. |
紙本論文 Printed copies |
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。 開放時間 available 已公開 available |
QR Code |