論文使用權限 Thesis access permission:校內公開,校外永不公開 restricted
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus:永不公開 not available
論文名稱 Title |
3.1~10.6 GHz CMOS 超寬頻低雜訊放大器 A 3.1~10.6 GHz UWB Low Noise Amplifier |
||
系所名稱 Department |
|||
畢業學年期 Year, semester |
語文別 Language |
||
學位類別 Degree |
頁數 Number of pages |
55 |
|
研究生 Author |
|||
指導教授 Advisor |
|||
召集委員 Convenor |
|||
口試委員 Advisory Committee |
|||
口試日期 Date of Exam |
2011-07-22 |
繳交日期 Date of Submission |
2011-07-27 |
關鍵字 Keywords |
超寬頻、源極退化電感、輸入匹配、低雜訊放大器、電阻負回授 UWB, LNA, negative feedback resistor, source-degeneration inductor, input matching |
||
統計 Statistics |
本論文已被瀏覽 5649 次,被下載 4 次 The thesis/dissertation has been browsed 5649 times, has been downloaded 4 times. |
中文摘要 |
本論文主要內容是對一超寬頻低雜訊放大器電路做了改良,並做了輸入匹配分析、雜訊分析和增益分析。 對於電路的架構改良方法,首先我們讓輸入端電晶體的寬度增加並且不使用源級退化電感,如此可提升電路的增益並降低雜訊。在輸入匹配方面,我們利用了並聯電容串聯電感和電晶體本身的阻抗去達成較高頻段匹配。而較低頻段部分,則利用了電阻負回授去完成阻抗匹配。 本研究的低雜訊放大器頻寬為3.1~10.6 GHz 消耗功率為10.14mW,並且達到輸入反射損耗(S11)小於-11.5 dB,輸出反射損耗(S22)小於-11.9 dB,順向增益(S21)14.4±0.3,逆向隔離 (S12) 小於-26.7 dB,雜訊指數2.6~3.5 dB。在6.85 GHz,1dB 增益壓所點(P1dB)為-16.8 dBm,輸入三階截距點(IIP3)為-8.1 dBm |
Abstract |
The main contents of this thesis are improving a UWB LNA, and analyze the input-matching, the noise, and the gain. First we increase the width of the input transistor, and remove source-degeneration inductor. Those ways can increase the gain and reduce the noise of the circuit. In the input matching, we use a shunt capacitor, a series inductor, and the impedance of the transistor itself to achieve high frequency matching. The lower frequency matching is achieved by negative feedback resistor. The UWB LNA dissipates 10.14 mW power and achieves input return loss (S11) below -11.5 dB, output return loss (S22) below -11.9 dB, forward gain (S21) of 14.4±0.4 dB, reverse isolation (S12) below -26.7 dB, and noise figure (NF) of 2.6~3.5 dB over the 3.1~10.6 GHz band of interest. 1-dB compression point (P1dB) of -16.8 dBm and input third-order inter-modulation point (IIP3) of -8.1 dBm are achieved at 6.85 GHz. |
目次 Table of Contents |
Chapter 1 Introduction 1 1-1 Advantages of UWB 1 1-2 IEEE 802.15.3a 1 1-3 Motivation 2 1-4 Thesis Organization 2 Chapter 2 Basic Concepts in LNA Design 3 2-1 Function of LNA 3 2-2 Small Noise and High Gain 4 2-3 Input Matching Architecture 5 2-4 Linearity 7 2-5 Stability 11 2-6 Recent LNA design 15 Chapter 3 Analysis and Design of the CMOS UWB LNA 19 3-1 Circuit description 19 3-2 Input-Impedance Matching 20 3-3 Noise Analysis 25 3-4 Gain Analysis 33 Chapter 4 Simulation Results 37 Chapter 5 Conclusion 44 Reference 45 Vita 47 |
參考文獻 References |
[1] Ian Opperman, Matti Hämäläinen and Jari Iinatti, “UWB theory and applications”, Chichester : Wiley, c2004 [2] Asgaran, S.; Deen, M.J.; Chih-Hung Chen,"A 4-mW monolithic CMOS LNA at 5.7GHz with the gate resistance used for input matching "IEEE Microwave and Wireless Components Letters, Microwave and Wireless Components Letters, vol. 16, No. 4, pp 188 – 190, Apr 2006. [3] 柯鈞琳, “Design of CMOS RF IC”, Chip Implementation Center,July-2009 [4] 張盛富,張嘉展, “無線通訊射頻晶片模組設計-射頻系統篇”,2009. [5] Davie M. Pozar, “Microwave Engineering”, 2005. [6] 市川裕一•青木 盛, “GHz時代の高周波回路設計”,2005. [7] Yo-Sheng Lin; Chang-Zhi Chen; Hong-Yu Yang; Chi-Chen Chen; Jen-How Lee; Guo-Wei Huang; Shey-Shi Lu; "Analysis and Design of a CMOS UWB LNA With Dual-RLC-Branch Wideband Input Matching Network", IEEE Transactions on Microwave Theory and Techniques, vol. 58, No. 2, pp 287-296, Feb 2010. [8] Choong-Yul Cha; Sang-Gug Lee; "A low power, high gain LNA topology ", 2000 2nd International Conference on Microwave and Millimeter Wave Technology Proceedings, pp 420-423, Sep 2000. [9] Chung-Ping Chang, “Research on CMOS RFICs for UWB Wireless RF Transceiver”, Department of Electrical Engineering National Cheng Kung University, thesis for master of science, June, 2005 [10] Shin-Yang Lin; “A CMOS LNA for 3.1~10.6GHz Ultra-Wideband”, Department of Electrical Engineering National Sun Yat-sen University Master Thesis, Jan 2010. [11] Chi-Chen Chen; Fen-How Lee; Yo-Sheng Lin; Chang-Zhi Chen; Guo-Wei Huang; Shey-Shi Lu; “Low Noise-Figure P+AA Mesh Inductors for CMOS UWB RFIC Applications”, IEEE Transactions on Electron Devices, vol. 55, No. 12, pp 3542-3548, Dec 2008. [12] Yang, H, -Y.; Lin, Y.-S.; Chen, C.-C.; “2.5dB NF 3.1-10.6 GHz CMOS UWB LNA with small group-delay variation”, Electronics Letters 10th, vol. 44, No. 8, pp 528-529, Apr 2008. [13] Chang-Zhi Chen; Jen-How Lee; Chi-Chen Chen; Yo-Sheng Lin; “An Excellent Phase-Linearity 3.1-10.6 GHz CMOS UWB LNA Using Standard 0.18um CMOS Technology”, Proceedings of Asia-Pacific Microwave Conference, pp 1-4, Dec 2007. |
電子全文 Fulltext |
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。 論文使用權限 Thesis access permission:校內公開,校外永不公開 restricted 開放時間 Available: 校內 Campus: 已公開 available 校外 Off-campus:永不公開 not available 您的 IP(校外) 位址是 35.173.233.176 論文開放下載的時間是 校外不公開 Your IP address is 35.173.233.176 This thesis will be available to you on Indicate off-campus access is not available. |
紙本論文 Printed copies |
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。 開放時間 available 已公開 available |
QR Code |