Responsive image
博碩士論文 etd-0807108-174245 詳細資訊
Title page for etd-0807108-174245
論文名稱
Title
運用線性轉導理論之均方根濾波器
A Square Root Domain Filter with Translinear Principle
系所名稱
Department
畢業學年期
Year, semester
語文別
Language
學位類別
Degree
頁數
Number of pages
68
研究生
Author
指導教授
Advisor
召集委員
Convenor
口試委員
Advisory Committee
口試日期
Date of Exam
2008-07-30
繳交日期
Date of Submission
2008-08-07
關鍵字
Keywords
translinear濾波器、平方根濾波器、運算轉導放大器
operational transconductor amplifier, translinear filter, square root domain filter
統計
Statistics
本論文已被瀏覽 5677 次,被下載 0
The thesis/dissertation has been browsed 5677 times, has been downloaded 0 times.
中文摘要
本論文提出一個以全新運算轉導放大器(OTA)設計而成的一階低通平方根濾波器,此平方根濾波器的基本架構是使用兩個運算轉導放大器搭配一個translinear濾波器。
由於傳統的運算轉導放大器的輸入電壓擺幅較小,可能會限制濾波器大訊號的操作。因此我們提出一個全新的運算轉導放大器,其所有關係式都是以大訊號操作推導而成,所以輸入電壓擺幅較不受限制。
我們進而改良Cruz的平方根濾波器[22],將原本需要的三個轉導架構化簡為兩個,並使用提出的運算轉導放大器取代AB類(Class AB)線性轉導放大器,大量減低電晶體數目。故此平方根濾波器具有低電壓、低功率消耗、及較大輸入電壓振幅等優點。
本研究使用0.35μm CMOS製程製作晶片,其供應電壓為1.5V,調整電流為0.3μA-15μA。外接電容1nF時的截止頻率為1.1kHz-35.2kHz,總諧波失真約0.93%。外接電容100pF時的截止頻率為8.7kHz-310.4kHz,總諧波失真約0.91%。功率損耗152.29μW。
Abstract
In this thesis, a first order low pass square root domain filter (SRD filter) based on the novel operational transconductor amplifiers (OTAs) is presented. The SRD filter consists of a translinear filter and two OTAs.
Because the conventional OTA has small input voltage swings, which violates the large signal operation of a SRD filter. We propose the novel OTA which is based on the large signal behaviors of MOSFETs, and the OTA also has large signal operation.
We improve Cruz’s SRD filter [22], reduce the number of the transconductors from 3 to 2, and replace Class-AB linear transconductors with the proposed OTAs. The MOSFET count of whole circuit can be reduced.
Therefore, the OTAs have many advantages: wider input voltage swing, low supply voltage, low power consumption, and small chip area.
The circuit has been fabricated with 0.35μm CMOS technology. It operates with a supply voltage 1.5V and the bias current varies from 0.3μA to 15μA. Measurement results show that the cutoff frequency can be tuned from 1.1kHz to 35.2kHz when the external capacitance C is 1nF and the cutoff frequency can be tuned from 8.7kHz to 310.4kHz when the external capacitance C is 100pF. The total harmonic distortions are 0.93% and 0.91% when the external capacitances C are 1nF and 100pF, and the power consumption is 152.29μW.
目次 Table of Contents
Chapter 1 Introduction 1

1.1 Introduction 1

1.2 Motivation 5

1.3 Thesis Organization 6

Chapter 2 Previous SRD Low Pass Filter 7

2.1 The principle of SRD Low Pass Filter 7

2.1.1 Translinear Filter 7

2.1.2 The Transfer Function 8

2.2 Previous SRD Filter Proposals 10

2.3 Cruz’s SRD Filter 13

2.3.1 Class-AB linear transconductor 13

2.3.2 The Circuit Description 16

2.3.3 The Circuit Analysis 18

2.3.4 Circuit Restriction 19

Chapter 3 The Proposed First Order Low Pass SRD Filter 21

3.1 The Conventional Operational Transconductor Amplifier 22

3.2 The Modified Operational Transconductor Amplifier 25

3.3 MOS Translinear Loop 28

3.4 The Modified OTA Using MOS Translinear Loop 31

3.5 The Modified First Order Low Pass SRD Filter 35

3.6 The Proposed First Order Low Pass SRD Filter 37

Chapter 4 Simulation and Measurement Results of The Proposed SRD Filter 41

4.1 Hardware Implementation 41

4.2 Simulation and Measurement Results 45

4.2.1 Time Response 46

4.2.2 Frequency Response 48

4.2.3 Total Harmonic Distortion 50

4.2.4 Comparison 51

Chapter 5 Conclusion 53

Reference 54
參考文獻 References
[1] R. W. Adams, “Filtering in the log domain”, 63rd AES Conf., New York, preprint 1470, May 1979

[2] A. Nedungadi and T. R. Viswanathan, “Design of linear cmos transconductance elements”, IEEE Trans. Circuits Systems, Vol. 31, No. 10, pp. 891-894, Oct. 1984

[3] J. N. Babanezhad and G. C. Temes, “A 20-V four-quadrant cmos analog multiplier”, IEEE J. Solid State Circuits, Vol. 20, No. 6, pp. 1158-1168, Dec. 1985

[4] Y. O. Tsividis, V. Gopinathan and L. Toth, “Companding in signal processing”,
Electronics Letters, Vol. 26, No. 17, pp. 1331-1332, 16th August 1990

[5] G. Wilson and P. K. Chan, “Comparison of four CMOS transconductors for fully integrated analogue filter applications”, IEE proceeding, Vol. 138, No. 6, pp. 683-688, Dec. 1991

[6] D. R. Frey, “Log-domain filtering: An approach to current-mode filtering”, IEE Proc. G., Vol. 140, No. 6, pp. 406-416, Dec. 1993

[7] C. Toumazou, J. Ngarmnil and T. S. Lande, “Micropower log-domain filter for electronic cochlea”, Electronics Letters, Vol. 30, No. 22, pp. 1839-1841, 27th Oct. 1994

[8] D. R. Frey, “Exponential state space filters: A generic current mode design strategy”, IEEE Trans. Circuits Systems I, Vol. 43, No. 1, pp. 34-42, Jan. 1996

[9] M. H. Eskiyerli, A. J. Payne and C. Toumazou, “State-space synthesis of biquads based on the mosfet square law”, in Proc. IEEE Int. Symp. Circuits Systems, Vol. 1, pp. 321-324, 12th-15th May 1996

[10] J. Mulder, A. C. van der Woerd, W. A. Serdijn and A. H. M. van Roermund, “Current-mode companding √x domain integrator”, Electronics Letters, Vol. 32, Issue 3, pp. 198-199, Feb. 1996

[11] J. Mulder, W. A. Serdijn, A. C. van der Woerd and A. H. M. Van Roermund, “An instantaneous and syllabic companding translinear filter”, IEEE Trans. Circuits Systems I, Vol. 45, No. 2, pp. 150-154, Feb. 1998

[12] W. Germanovix, G. O’Neill, C. Toumazou, E. M. Drakakis, R. I. Kitney and T. S. Lande, “Analogue micropowered log-domain tone controller for auditory prostheses”, Electronics Letters, Vol. 34, No. 11, pp. 1051-1052, 28th May 1998

[13] E. M. Drakakis, A. J. Payne and C. Toumazou, “Log-domain state-space: a systematic transistor-level approach for log-domain filtering”, IEEE Trans. Circuits Systems II, Vol. 46, No. 3, pp. 290-305, Mar. 1999

[14] E. M. Drakakis, A. J. Payne and C. Toumazou, “Log-domain filtering and Bernoulli cell”, IEEE Trans. Circuits Systems I, Vol. 46, No. 5, pp. 559-571, May 1999

[15] G. J. Yu, B. D. Liu, Y. C. Hsu, and C. Y. Huang, “Design of log domain low-pass filters by MOSFET square law”, in Proc. The Second IEEE Asia Pacific Conf. on ASICs, pp. 9-12, 28th-30th Aug. 2000

[16] A. J. Lopez-Martin and A. Carlosena, “Very low voltage cmos companding filters based on the mos translinear principle”, Southwest Symp. on Mixed-Signal Design, Vol. 38, pp. 105-109, 25th-27th Feb. 2001

[17] A. J. Lopez-Martin and A. Carlosena, “1.5V CMOS companding filter”, Electronics Letters, Vol. 38, No. 22, pp. 1346-1348, 25th Oct. 2002

[18] J. Ramirz-Angulo, R. G. Carvaja, A. Torralba, j. Galan, A. P. Vega-Leal, and J. Tombs, “The Flipped Voltage Follower: A useful cell for low-voltage low-power circuit”, in Proc. IEEE Int. Symp. Circuits Systems, Vol. 3, pp. 615-618, 26th-29th May 2002

[19] Y. Tsividis, N. Krishnapura, Y. Palaskas, and L. Toth, “Internally Varying Analog Circuits Minimize Power Dissipation”, IEEE Circuits and Devices Magazine, pp. 63-72, Jan. 2003

[20] C. A. De La Cruz-Blas, A. J. Lopez-Martin and A. Carlosena, “1.5-V MOS Translinear Loops With Improved Dynamic Range and Their Applications to Current-Mode Signal Processing”, IEEE Trans. Circuits Systems II, Vol. 50, No. 12, pp. 918-927, Dec. 2003

[21] J. Veerendra Kumar and K. Radhakrishna Rao, “A Low Voltage Low Power CMOS Companding Filter”, in Proc. 16th Int. Conf. on VLSI Design, pp. 309-314, 4th-8th Jan. 2003

[22] C. A. De La Cruz-Blas, A. J. Lopez-Martin and A. Carlosena, “1.5V tunable Square-Root Domain filter”, Electronics Letters, Vol. 40, No. 4, pp. 213-214, 19th February 2004

[23] C. A. De La Cruz-Blas, A. J. Lopez-Martin and A. Carlosena, “Low-Voltage CMOS Nonlinear Transconductors and Their Application to Companding Current-Mode Filters”, Analog Integrated Circuits and Signal Processing, 38, pp. 137-147, 2004

[24] C. A. De La Cruz-Blas, A. J. Lopez-Martin and A. Carlosena, “1.5-V Current-Mode CMOS True RMS-DC Converter Based on Class-AB Transconductors”, IEEE Trans. Circuits Systems II, Vol. 52, No. 7, pp. 376-379, July 2005

[25] C. A. De La Cruz-Blas, A. J. Lopez-Martin and A. Carlosena, “1.5-V Square-Root Domain Second-Order Filter With On-Chip Tuning”, IEEE Trans. Circuits Systems I, Vol. 52, No. 10, pp. 1996-2006, Oct. 2005

[26] Adel S. Sedra, Kenneth C. Smith, “Microelectronic Circuits”, Oxford University Press, Fourth Edition, pp. 527-537, 1998
電子全文 Fulltext
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
論文使用權限 Thesis access permission:校內校外均不公開 not available
開放時間 Available:
校內 Campus:永不公開 not available
校外 Off-campus:永不公開 not available

您的 IP(校外) 位址是 54.89.127.249
論文開放下載的時間是 校外不公開

Your IP address is 54.89.127.249
This thesis will be available to you on Indicate off-campus access is not available.

紙本論文 Printed copies
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。
開放時間 available 已公開 available

QR Code