在本論文的第一部份我們提出了一個數位化的NTSC影像解碼器。在這一個全數位的設計中包含了一個直接數位頻率合成器和一個用來追蹤鎖定解調變時的載波的數位鎖相迴路。因此，整個數位化影像解碼器的複雜度可以大幅降低。此設計的面積為6.0平方公厘，三萬九千個邏輯閘。當本設計運作在21.48MHz時的功率耗損為86mW。

第二個題目中我們提出了一個在可變長度編碼和固定長度編碼之間轉換的一個編碼解碼器。在此設定中可以避免可變長度編碼的缺點，並保留它的優點。我們提出的編碼解碼器會將可變長度編碼轉換成固定長度的封包，如此一來在硬體上解碼時就可以平行的進行。此設計會將其他符號嵌入至固定長度封包內的多餘位元，因而其衍生之編碼解碼器可以緩和固定長度編碼原有的低壓縮率的問題。

The first topic of this thesis proposes a digital video decoder for NTSC. The new fully digital design employs a DDFS (digital direct frequency synthesizer) and an adaptive digital PLL to track and lock the demodulation carrier. The complexity of the digital video decoder, hence, is drastically reduced. The overall cost of the proposed design is 6.0 mm2 (39K gates). The maximum power dissipation is 86 mW at the hightest clock rate which is 21.48 MHz.

The second topic is to carry out a codec (encoder-decoder) design for interfacing variable-length and fixed-length data compression. The poor memory efficiency caused by the variable-length words converting into a fixed-length packet such that the compression can be hardwaredly and parallelly processing is significantly improved. The proposed codec is to encode more symbols in the redundant bits of the padding bits of the fixed-length packets. This novel encoding scheme relaxes the intrinsic poor bit rate of the traditional fixed-length data compression.

摘要 i
Abstract ii
第一章 簡介 1
1.1 前言 1
1.2 文獻探討 3
1.3 論文目的 4
1.4 論文大綱 5
第二章 NTSC數位影像解碼器 6
2.1 簡介 6
2.2 電路架構 11
2.2.1 亮度彩度分離器-Y/C Separator 12
2.2.2 鎖相迴路-Phase Locked Loop 15
2.2.3 彩度解調器-Chroma Demodulator 19
2.3 模擬結果 21
2.3.1 MATLAB 系統模擬 21
2.3.2 RTL模擬 23
2.3.3 閘級模擬 25
2.3.4 佈局後驗證模擬 26
2.3.5 晶片佈局 27
2.3.6 操作規格 29
2.4 量測結果與結論 29
第三章 多重符號編碼解碼器 33
3.1 簡介 33
3.2 多重符號編碼解碼器之演算法 35
3.2.1 2-1多重符號編碼演算法 36
3.2.2 2-1多重符號解碼演算法 38
3.3 演算法實作(I)-僅適用於傾斜樹　 40
3.3.1 壓縮效能分析 41
3.3.2 3-2多重符號編碼器實作 42
3.3.3 3-2多重符號解碼器實作 43
3.3.4 模擬結果 46
3.3.5 晶片佈局 50
3.3.6 操作規格 52
3.3.7 量測結果與討論 52
3.4 演算法實作(II)-適用於所有的赫夫曼樹　 55
3.4.1 壓縮效能分析 56
3.4.2 2-1多重符號編碼器實作 58
3.4.3 2-1多重符號解碼器實作 59
3.4.4 模擬結果 61
3.4.5 晶片佈局 63
3.4.6 預計操作規格 63
第四章 結論與相關成果 67

[1] K. Jack, Video Demystified. 3rd ed., Eagle Rock, VA: LLH Technology Pub., 2001.
[2] B. Gorb, C. Herndon, Basic Television and Video Systems. 6th ed., New York: Glencoe/McGraw-Hill, 1998.
[3] L. Zimet. (2002, Dec.). Digital Processing of Analog Television. Stanford University, USA. [Online]. Available: http://ise.stanford.edu/2002projects/ee392j/zimet_report.pdf
[4] C.-C. Cheng, “The analysis and design of all-digital phase-locked loop,” National Chiao Tung University, Master’s thesis, 2001.
[5] C. Chien, Digital Radio Systems on A Chip. Boston: Kluwer Academic Publishers, 2001.
[6] J.-S. Wu, M.-L. Liou, H.-P. Ma, and T.-D. Chiueh, “A 2.6-V, 44MHz all-digital QPSK direct-sequence spread-spectrum transcevier IC,” IEEE J. of Solid-State Circuit, vol. 32, no. 10, pp.1499-1510, Oct. 1997.
[7] V. Pasham, A.Miller, and K. Chapman. (2001, Oct.). Application Note: Transposed Form FIR Filter. Xilinx Inc. [Online]. Available: http://www.xilinx.com/bvdocs/appnotes/xapp219.pdf
[8] C.-C. Kuo and Y.-T. Chen, “New method for the implementation of an NTSC digital video decoder,” IEEE Tran. on Consumer Electronics, vol. 48, no. 2, pp. 265-274, May 2002.
[9] G. Cote, M. Gallant, and F. Kossentini, “Semi-fixed-length motion vector coding for H.263-based low bitrate video compression,” IEEE Trans. on Image Processing,vol. 8, no.10, pp. 1451-1455, Oct. 1999.
[10] S. B. Choi, and M. H. Lee, “High speed pattern matching for a fast Huffman decoder,” IEEE Trans.on Consumer Electronics, vol. 41, no. 1, pp. 97-103, Feb. 1995.
[11] R. Hashemian, “Memory efficient and high-speed search Huffman coding,” IEEE Trans. on Communications, vol. 43, no. 10, pp. 2576-2581, Oct. 1995.
[12] T. Le, and M. Glesner, “A new flexible architecture for variable length DCT trageting shape-adaptive transform,” in Proc. IEEE Inter. Conf. on Acoustic, Speech, and Signal Processing, vol. 4, pp. 1949-1952, Mar. 1999.
[13] T. Lynch, “Comparison of time codes for source encoding” IEEE Trans. on Communications, vol. COM-22, no. 2, pp. 151-162, Feb. 1974.
[14] A. Mohri, A. Yamada, T. Yoshida, H. Sato, H. Takata, K. Nakakimura, M. Hashizume, and K. Tsuchihashi, “A real-time digital VCR encode/decode and MPEG-2 decode LSI implemented on 1 dual-issue RISC processor, ”IEEE J. of Solid-State Circuits, vol. 34, no. 7, pp. 992-1000, July 1999.
[15] D. Yu, and M. W. Marcellin, “A fixed-rate quantizer using block-based entropy-constrained quantizationand run-length coding, ” in Proc. Data CompressionConference, pp. 310-316, Mar. 1997.
[16] L. Chiariglione. MPEG Home Page. ITALY. [Online] Available: http://www.chiariglione.org/mpeg/index.htm
[17] I. Richardson, Video Codec Design: Developing Image and Video Compression Systems. Chichester: John Wiley & Sons, 2002.
[18] Philips, “PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC comb filter, VBI-data slicer and high performance scaler,” Data Sheet: SAA7114H, Mar. 15, 2000.
[19] Philips, “A single-chip multimedia engine,” Data Sheet: TriMedia TM-1100, 1998.
[20] Philips, “Multistandard vision and sound-IF PLL with DVB-IF processing,” Data Sheet: TDA9819, July 14, 1998.
[21] Micronas, “Digital receiver front-end,” Data Sheet: DRX 3960A, Oct. 2000.
[22] Broadcom, “HDTV/CATV receiver,” Data Sheet: BCM 3510, 2001.
[23] Techwell, “Enhanced video decoder with component inputs,” Data Sheet: TW99, Sep 28, 2000.
[24] C.-C. Wang, Y.-L. Tseng, C.-C. Chen, C.-S. Chen, “Low-cost NTSC digital video decoder using 4θ-based DDFS”, in Proc. Workshop on Consumer Electronics, pp. 41, Nov. 2003.
[25] C.-C. Wang, Y.-L. Tseng, C.-C. Chen, “Codec design for variable-length to fixed-length data compression by using mutli-symbol encoding”, in Proc. Int. Conf. on Informatics, Cybernetics and Systems, pp. 2014-2017, Dec. 2003.