Responsive image
博碩士論文 etd-0820107-105811 詳細資訊
Title page for etd-0820107-105811
論文名稱
Title
三維繪圖中幾何運算系統之算術元件產生器之實作
Implementation of Arithmetic Component Generator in 3D Graphics Geometry System
系所名稱
Department
畢業學年期
Year, semester
語文別
Language
學位類別
Degree
頁數
Number of pages
130
研究生
Author
指導教授
Advisor
召集委員
Convenor
口試委員
Advisory Committee
口試日期
Date of Exam
2007-07-30
繳交日期
Date of Submission
2007-08-20
關鍵字
Keywords
函式運算、乘法器、幾何轉換系統、3D繪圖
multipartite, 3D graphics, and geometry subsystem, truncated multiplier, function evaluator
統計
Statistics
本論文已被瀏覽 5652 次,被下載 2467
The thesis/dissertation has been browsed 5652 times, has been downloaded 2467 times.
中文摘要
本論文針對3D繪圖流程中的幾何轉換子系統(Geometry Subsystem)中的運算做探討,設計有效率的算術運算產生器,讓硬體設計者能在不同的效能及精確度需求取捨上能快速的產生出對應的算術單元模組,加速設計的流程。本論文實做Geometry Subsystem中的主要運算,如座標轉換(Transformation)、光源照射(Lighting)所需要的乘法器算術單元以及特殊函式運算單元產生器,使用者可以根據不同的精準度來產生硬體模組。其中乘法器設計包括浮點乘法器設計、向量內積之乘法器設計、truncated乘法器之設計。函式運算單元採用兩種不同table-based方法︰piecewise 和 multipartite。
Abstract
We develop a datapath generator for various arithmetic function units required in the design of the geometry subsystem in the 3D graphics application. The operations considered in the geometry subsystem include coordinate transformations and lighting. The generator will automatically generate efficient designs of function units based on the requirements of area, speed and accuracy. The major function units designed in this thesis are divided into two parts: multiplier-related function units and single-value arithmetic function units. In the generation of multipliers, we consider the design of truncated multipliers to reduce the area cost. In the design of other function evaluators, we consider two table-based methods: piecewise interpolation table-based method and the multipartite table-based method.
目次 Table of Contents
Chapter 1 導論 10
1.1 研究動機 10
1.2 論文架構 10
Chapter 2 研究背景與相關研究 12
2.1 研究背景:3D圖學簡介 12
2.2 Geometry System所需算術運算介紹 16
2.2.1 座標轉換(Transformation) 17
2.2.2 光影計算(Lighting) 26
2.2.3 Culling、Clipping 29
2.2.4 Geometry System中各種運算的關聯 31
2.3 相關研究 34
2.3.1 Transformation 34
2.3.2 Lighting 36
2.3.3 Clipping 37
Chapter 3 Geometry System中的乘法相關算術單元設計 39
3.1 乘法相關算術單元在Geometry System中扮演的角色 39
3.2 定點數乘法相關算術單元設計方法 40
3.2.1 乘累加單元 40
3.2.2 平方加總單元 43
3.2.3 捨棄式乘法單元(Truncated Multiplier) 44
3.3 浮點數乘法相關算術單元設計方法 47
Chapter 4 Geometry System中的函數運算相關算術單元設計 53
4.1 函數運算相關算術在Geometry System中扮演的角色 53
4.2 Piecewise Table Lookup Method for Single Value Function Evaluation 56
4.2.1 Direct Table Method vs. Indirect Table Method 56
4.2.2 Degree-N Piecewise Method 57
4.2.3 Datapath of Piecewise Method 59
4.3 Multipartite Table Method for Single Value Function Evaluation 66
4.4 其他函數算術單元實作方法 68
4.4.1 Vector Normalization 68
4.4.2 Clipping 70
Chapter 5 產生器的設計與實作 78
5.1 捨棄式樹狀結構乘法產生器 80
5.1.1 部分乘積產生 81
5.1.2 壓縮樹與最終加法器 85
5.1.3 捨棄位元 92
5.1.4 結果 95
5.2 Table-based函數運算單元產生器 98
5.2.1 Piecewise Table Lookup Method Generator 98
5.2.2 Multipartite Table Method Generator 115
5.2.3 Table Method綜合比較 119
Chapter 6 研究應用與未來展望 124
6.1 結論 124
6.2 未來展望 126
參考文獻 127
參考文獻 References
[1]. A. Munshi, “OpenGL ES Common/Common-Lite Profile Specification,” ver. 1.1, Nov. 2004.
[2]. A. Munshi, “OpenGL ES Common Profile Specification 2.0,” ver. 1.06, 2006.
[3]. J. Kessenich, “OpenGL ES Shading Language”, ver. 1.10, 2006.
[4]. M. Segal and K. Akeley, “The OpenGL Graphics System: A Specification,” ver. 2.0, Oct. 2004.
[5]. D.-H. Kim, et al., “A SoC with 1.3 Gtexels/s 3-D Graphics Full Pipeline for Consumer Applications,” IEEE Journal of Solid-State Circuits, vol. 41, pp. 71 - 8, Jan. 2006.
[6]. R. Woo, et al., “A 210-mW Graphics LSI Implementing Full 3-D Pipeline With 264 Mtexels/s Texturing for Mobile Multimedia Applications,” IEEE Journal of Solid-State Circuits, vol. 39, no. 2, pp. 358 - 367, Feb. 2004.
[7]. E. Lindholm, et al, “A User-Programmable Vertex Engine,” ACM SIGGRAPH 2001, 12-17 Aug. 2001.
[8]. J.-H. Sohn, et al., “A 155-mW 50-m vertices/s graphics processor with fixed-point programmable vertex shader for mobile applications,” IEEE Journal of Solid-State Circuits, vol. 41, Issue 5, pp. 1081 - 1091, May 2006.
[9]. K. Karagianni, et al., “Operation-Saving VLSI Architectures for 3D Geometrical Transformations,” IEEE Transaction on Computers, vol. 50, no. 6, pp. 609 - 622, Jun. 2001.
[10]. N. Ide, et al., “2.44-GFLOPS 300-MHz Floating-Point Vector-Processing Unit for High-Performance 3D Graphics Computing,” IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1025 - 1033, Jul. 2000.
[11]. J.-H. Sohn, et al., "A Programmable Vertex Shader with Fixed-Point SIMD Datapath for Low Power Wireless Applications," The Eurographics Association, Graphics Hardware, 2004.
[12]. J. Cao and B. W. Y. Wei, “High-performance hardware for function generation,” 13th IEEE Symposium on Computer Arithmetic Proceedings, pp. 184 - 188, 6-9 Jul. 1997.
[13]. J. Cao, et al., “High-performance architectures for elementary function generation,” 15th IEEE Symposium on Computer Arithmetic Proceedings, pp. 136 - 144, 11-13 Jun. 2001.
[14]. J. A. Pineiro, et al., “Faithful powering computation using table look-up and a fused accumulation tree,” 15th IEEE Symposium on Computer Arithmetic Proceedings, pp. 40 - 47, 11-13 Jun. 2001.
[15]. J. M. Muller, “Partially rounded" small-order approximations for accurate, hardware-oriented, table-based methods,” 16th IEEE Symposium on Computer Arithmetic Proceedings, pp. 114 - 121, 15-18 Jun. 2003.
[16]. S. F. Oberman and M. Y. Siu, “A high-performance Area-efficient multifunction interpolator,” 17th IEEE Symposium on Computer Arithmetic Proceedings, pp. 272 - 279, 27-29 Jun. 2005.
[17]. E. G. III Walters and M. J. Schulte, “Efficient function approximation using truncated multipliers and squarers,” 17th IEEE Symposium on Computer Arithmetic Proceedings, pp. 232 - 239, 27-29 Jun. 2005.
[18]. M. J. Schulte and J. E. Stine, “Approximating elementary functions with symmetric bipartite tables,” IEEE Transactions on Computers, vol. 48, pp. 842 - 847, 8 Aug. 1999.
[19]. F. Dinechin and A. Tisserand, “Some improvements on multipartite table methods,” 15th IEEE Symposium on Computer Arithmetic Proceedings, pp. 128 - 135, 11-13 Jun. 2001.
[20]. F. Dinechin and A. Tisserand, “Multipartite table methods,” IEEE Transactions on Computers, vol. 54, pp. 319 - 330, 3 Mar. 2005.
[21]. C. F. Gerald and P. O. Wheatley, “Applied Numerical Analysis Fourth Edition,” Addison-Wesley Publishing Company, pp. 189 - 203, Jun. 1989.
[22]. J.-M. Jou, et al., “Design of Low-Error Fixed-Width Multipliers for DSP Applications,” IEEE Transactions on Circuits and System—II: Analog and Digital Signal Processing, vol. 46 pp. 836 - 842, 6 Jun. 1999.
[23]. M. J. Schulte and E. E. Swartzlander Jr, “Truncated multiplication with correction constant,” VLSI Signal Processing VI, pp. 388 - 39, 20-22 Oct. 1993.
[24]. E. J. King and E. E. Swartzlander Jr, “Data-dependent truncation scheme for parallel multipliers,” Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers, vol.2, pp. 1178 - 1182, 2-5 Nov. 1997.
[25]. M. J. Schulte, et al., “Reduced power dissipation through truncated multiplication,” IEEE Alessandro Volta Memorial Workshop on Low-Power Design Proceedings, pp. 61 - 69, 4-5 Mar. 1999.
[26]. J. E. Stine and O. M. Duverne, “Variations on truncated multiplication,” Euromicro Symposium on Digital System Design Proceedings, pp. 112 - 119, 1-6 Sep. 2003.
[27]. B. Parhami, “Computer Arithmetic – Algorithms and Hardware Designs,” Oxford University Press, pp. 265 - 270, 2000.
[28]. T. Lang and E. Antelo, “High-Throughput CORDIC-Based Geometry Operations for 3D Computer Graphics,” IEEE Transaction on Computers, vol. 54, no. 3, pp. 347 - 361, Mar. 2005.
[29]. C.-H. Chen and C.-Y. Lee, “A Cost Effective Lighting Processor for 3D Graphics Application,” International Conference on Image Processing, vol. 2, pp.792 - 796, 24-28 Oct. 1999.
[30]. David Harris, “An Exponentiation Unit for an OpenGL Lighting Engine,” IEEE Transaction on Computers, vol. 53, no. 3, Mar. 2004.
[31]. B.-G. Nam, et al., ”Development of a 3-D Graphics Rendering Engine with Lighting Acceleration for Handheld Multimedia Systems,” IEEE Transaction on Consumer Electronics, vol. 51, no. 3, pp.1020 - 1027, Aug. 2005.
[32]. B.O. Schneider and J. V. Welzen, “Efficient Polygon Clipping for an SIMD Graphics Pipeline,” IEEE Transaction on Visualization and Computer Graphics, vol. 4, no. 3, Jul.-Sep. 1998.
[33]. J.-W. Bae, et al., “An 11M-triangles/sec 3D graphics clipping engine for triangle primitives,” IEEE International Symposium on Circuits and Systems , vol. 5, pp. 4570 - 4573, 23-26 May 2005.
[34]. K. Karagiaizni and T. Stoarnitis, “A vector processor for 3-D geometrical transformations,” IEEE International Symposium on Circuits and Systems, vol. 4, pp. 482 - 485, 2001.
[35]. K. Chung, et al., “A 3-way SIMD engine for programmable triangle setup in embedded 3D graphics hardware,” IEEE International Symposium on Circuits and Systems, vol. 5, pp. 4546 - 4549, 2005.
[36]. H. Kim, et al., “A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System,” Asian Solid-State Circuits Conference, pp. 305 - 308, Nov. 2005.
[37]. M. D. Ercegovac and T. Lang, “Digital Arithmetic,” Morgan Kaufmann Publishers, pp. 182 - 237, 2004.
[38]. A. D. Booth, “A Signed Binary Multiplication Technique,” Quartery J. Mechanical Application in Math., vol. 4, part 2, pp. 236 - 240, 1951.
[39]. O. L. MacSorley, “High Speed Arithmetic in Binary Computers,” IRE Proceedings, vol. 49, Jan. 1961.
[40]. A. Watt, “3D Computer Graphics,” Addison Wesley Publishing Company Inc., pp, 275 - 367, 2000.
[41]. J. Strom and T. Akenine-Moller, “”iPACKMAN: High Quality, Low Complexity Texture Compression for Mobile Phones,” Graphics Hardware, pp. 63 - 70, 2005.
[42]. M.-H. Choi and W.-C. Park, “An effective visibility culling method based on cache block,” IEEE Transactions on Computers, vol. 55, no. 8, Aug. 2006.
[43]. DirectX 9.0 Programmer's Reference © 1995-2002 Microsoft Corporation.
[44]. S. R. Buss, “3-D Computer Graphics: A Mathematical Introduction with OpenGL,” Cambridge University Press, pp. 46 - 56, 2003.
[45]. S. R. Buss, “3-D Computer Graphics: A Mathematical Introduction with OpenGL,” CAMBRIDGE UNIVERSITY PRESS, pp. 67 - 82, 2003.
[46]. V. Moya, et al., “Shader performance analysis on a modern GPU architecture,” 38th Annual IEEE/ACM International Symposium on Microarchitecture Proceedings, 12-16 Nov. 2005.
[47]. H. Suzuki, et al., “Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition,” IEEE Journal of Solid-State Circuits, vol. 31, no. 8, Aug. 1996.
[48]. M. J. Schulte and E. E. Swartzlander, Jr., “Hardware Designs for Exactly Rounded Elementary Functions,” IEEE Transactions on Computers, vol.43, no. 8, pp. 964 – 973, Aug. 1994.
電子全文 Fulltext
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
論文使用權限 Thesis access permission:校內立即公開,校外一年後公開 off campus withheld
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus: 已公開 available


紙本論文 Printed copies
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。
開放時間 available 已公開 available

QR Code