Responsive image
博碩士論文 etd-0823105-045417 詳細資訊
Title page for etd-0823105-045417
論文名稱
Title
混合線性與切換控制之電壓調變模組控制器設計
Mixed Linear/Switching Controller Design of a Voltage Regulator Module
系所名稱
Department
畢業學年期
Year, semester
語文別
Language
學位類別
Degree
頁數
Number of pages
155
研究生
Author
指導教授
Advisor
召集委員
Convenor
口試委員
Advisory Committee
口試日期
Date of Exam
2005-07-29
繳交日期
Date of Submission
2005-08-23
關鍵字
Keywords
電壓調變模組、降壓變壓器、運算轉導放大器
VRM, buck converter, relay feedback, OTA, noise shaping
統計
Statistics
本論文已被瀏覽 5658 次,被下載 6515
The thesis/dissertation has been browsed 5658 times, has been downloaded 6515 times.
中文摘要
本論文提出利用混合切換與線性控制法則實現一電壓調變模組控制器,主要是採用切換控制(內迴路)與傳統線性控制(外迴路)雙迴圈控制法則,其目的是利用內迴圈切換性控制簡化原降壓式變壓器之轉移函數,且補償其不理想因素,如頻率補償.切換雜訊抑制和抑制外在擾動,最後將系統近似等效成一階的低通濾波器形式,實際控制輸出電壓位準則是利用外迴圈線性控制器達到其目的.以此架構所實現的
電壓調變模組控制器擁有設計容易且架構簡單的優點,不同與普遍使用於電壓調變模組的PWM 控制法則,不需額外的PWM 產生器和電流感測電阻,且系統穩定可以利用簡易的控制器參數選擇來達到目的.對於電路性能來說同時擁有抑制雜訊干擾及負載變動抑制,以12V/1V 單一相位的電壓調變模組為例,分別設計和模擬其控制器,得到了輸出穩態誤差為0.4%和7%的負載調變誤差,當負載電流需求為60A/1A to1A/60A,延遲率為60A/μsec 時.
Abstract
This thesis presents a Mixed Linear/Switching Control (MLSC) scheme for voltage regulator modules (VRM). The MLSC employs two loops of feedback compensation, inner-loop switching compensation and outer-loop linear regulation. The purpose of the switching compensation is to linearize and stabilize the buck converter under the influence of switching noise and load variation. With switching compensation, the linearized plant of the buck converter can be simplified to a first-order stable transfer function at low frequencies. Accordingly, the outer-loop linear controller can be easily designed to regulate the output voltage using the linear control theory. The advantage of the proposed MLSC scheme is two-fold: easy to design and of low circuit complexity.
There is no need of using any current detecting resistor and PWM generator, and also the stability and performance can be easily met by choosing positive controller coefficients. A 12V/1V single-phase VRM with proposed control is designed and simulated, which shows an output regulation with 0.4% steady- state output error and 7% load regulation error in response to the load current steps from 60A/1A to 1A/60A, at a slew rate of 60A/µsec.
目次 Table of Contents
第一章 緒論 1
第二章 VRM 相關設計規格及方向介紹 4
2.1 降壓式轉換器 4
2.2 VRM 應用及需求介紹 7
2.3 VRM9.*相關設計規格 9
2.4 VRM 設計方向及問題 15
2.4.1 負載變動對於系統穩定度的影響 15
2.4.2 輸出濾波器對於雜訊的影響 17
2.4.3 輸出濾波器電感對於輸出反應速度的影響 18
2.4.4 輸出濾波器電感對於電流漣波的影響 20
2.4.5 輸出電容非理想效應寄生效應的影響 21
2.5 一般解決方案介紹 25
2.5.1 多相式組態 25
2.5.1 PWM 控制器設計 30
第三章 控制系統及相關穩定度分析 34
3.1 設計目標及架構說明 34
3.2 內迴路切換控制器設計 36
3.2.1 切換控制器性能 36
3.2.1.1 理想狀況 36
3.2.1.2 考慮電容等效串聯電阻 43
3.2.2 切換控制穩定度分析 47
3.2.2.1 順滑模態控制介紹 47
3.2.2.2 輸入範圍分析 51
3.3 線性控制器設計 54
3.4 快速穩定度分析法則 56
3.5 VRMs 輸出阻抗分析 58
3.5.1 未補償前之輸出濾波器加負載輸出阻抗(ESR 為零) 58
3.5.2 理想補償後之整體系統輸出阻抗(ESR 為零) 60
3.5.3 不理想補償後之整體系統輸出阻抗(ESR 為零) 62
3.5.4 未補償前之輸出濾波器加負載輸出阻抗(ESR 不為零) 64
3.5.5 補償後之輸出濾波器加負載輸出阻抗(ESR 不為零) 65
第四章 範例設計及模擬 67
4.1 內迴路切換控制系統模擬 67
4.1.1 內迴圈切換控制系統等效受控場 68
4.1.2 內迴路切換控制系統極零點對消效應 72
4.1.3 內迴圈切換控制輸入範圍模擬 75
4.2 VRM 整體系統控制器模擬 76
4.2.1 輸出濾波器電容值對輸出電壓漣波的影響 77
4.2.2 輸出濾波器電感值對輸出電壓的影響 78
4.2.3 輸出濾波器電容等效串聯電阻對系統之影響 80
4.2.4 VRM 控制器整體系統響應 82
4.3 各類電壓調變模組性能比較與優劣分析 85
第五章 硬體電路設計與實驗結果 87
5.1 現成元件電路實現 87
5.1.1 硬體電路實現全圖 87
5.1.2 硬體電路設計與考量 89
5.1.3 硬體電路量測 92
5.2 積體電路電路實現 95
5.2.1 轉導放大器積體電路設計 95
5.2.1.1 原理與架構說明 95
5.2.1.2 電路詳圖 99
5.2.1.3 電路原理與模擬 101
5.2.1.3.1 current mirror circuit 101
5.2.1.3.2 Resistor-Averaged CMFB 109
5.2.1.3.3 Switched-Capacitor CMFB Circuits 110
5.2.1.3.4 Gain boosting Circuits 116
5.2.1.3.5 full-differential folded cascode OTA 121
5.2.1.4 預計規列表 134
5.2.1.4.1 規格表及輸出腳位圖 134
5.2.1.4.2 佈局平面圖 137
5.2.1.4.3 打線圖 138
5.2.1.5 設計流程分析 139
5.2.1.6 電路元件設計參數 142
第六章 結論與未來展望 143
參考文獻 References
[1]涂榮杰,Multi-phase DC/DC converters,System Development RichTek Technology Corp.
April 2005
[2]N.Mohan, T.M.Undeland, W.P.Robbins, Power Electronics Converters Applications and
Design.Wliey, 2003
[3] VRM 9.0 DC-DC Converter Design Guidelines, INTEL Corp. April 2002
[4] VRM 9.1 DC-DC Converter Design Guidelines, INTEL Corp. January 2002
[5] Thilak Senanayake, Tamotsu Ninomiya,”Multiphase Voltage Regulator Module with
Current Amplification and Absorption Technique” Applied Power Electronics Conference
and Exposition, 2004. pp.1269 - 1274 vol.2
[6] M.T Zhang, M.M Jovanovic and F.C.Y. Lee, "Analysis and Evaluation of Interleaving
Techniques in Forward Converters," IEEE Transactions on Power Electronics, vol.13,
no.4, 1998, pp. 690-698.
[7] A. Consoli*, A. Testa', G. Giannetto', F. Gennaro, “A New VRM Topology for Next
Generation Microprocessors”, IEEE PESC. Vol. 1, June 2001, pp.339-344
[8] T.Senanayake, T.Ninomiya, “Fast-Response Load Regulation of DC-DC Converter By
Inductor-Switching High Current Path,”IEEE TENCON, October 2002, pp.1986-1989.
[9] Shamala A. Chickamenahalli,” Effect of target impedance and control loop design on
VRM Stability”, IEEE APEC 2002, pp.196-202
[10] S.H. Yu and J.S. Hu, “Analysis and design of a single-bit noise-shaping quantizer,”
Proc. American Control Conference, vol. 2, pp. 1631-1632, 2003.
[11]Hassan K. Khalil,”Nonlinear Systems”. Prentice Hall Third Edition
[12]陳永平,張浚林, 可變結構控制設計,全華 91年9月
[13]Ya. Z. Tsypkin, Relay Control Systems, published in English by Cambridge University
Press, 1984.
[14] D.V. Anosov, “Stability of the equilibrium positions in relay systems”, Automation and
Remote Control, 20, pp. 130-143, 1959.
[15]Hong-Yi Huang,” 混合訊號積體電路設計”經濟部工業局台科大類比混合人才培訓班
課程講義,2002年7月
[16] R. J. Baker, H. W. Li, and D. E. Boyce,CMOS Circuit Design,Layout, and
Simulation.New York, NY: Instituteof Electrical and Electronics Engineers, Inc.,1998.
[17] Erik McCarthy,”Design and Layout of a Telescopic Operational transconductance
Amplifier”. Department of Electrical and Computer Engineering, University of Maine.
May 9, 2003
145
[18] Vincenco Peluso and Michel S. J. Steyaert, “A 15-b resolution 2-MHz Nyquist rate
ADC in a 1-um CMOS technology,” IEEE J. Solid-State Circuits, vol. 33, pp. 1065–1075,
July 1998.
[19] Ojas Choksi and L.Richard Carley,”Analysis of Switched-Capacitor Common-Mode
Feedback Circuit”IEEE Transactions on Circuit and System, vol.50, NO.12, December
2003
[20]Vadim Utkin, Jurgen Guldner, Jingxin Shi, Sliding Mode Control in Electromechanical
Systems, USA: Taylor & Francis Inc., 325 Chestnut Street, Philadelphia, 1999
[21]K. Bult and G. Geelen, “A fast-settling CMOS op amp for SC circuits with 90-dB DC
gain,” IEEE J. Solid-State Circuits, vol. 25, pp. 379–1384, Dec. 1990.
[22]Eduard Sackinger, Walter Guggenbuhl,”A High Swing High-Impedance MOS Cascode
Circuit”, IEEE J. Solid-State Circuits, vol.25, No.1, February 1990
[23]Behzad Razavi,Design of Analog CMOS Integrated Circuit,Mc Graw Hill International
Edition ,2001
[24]S.H. Yu and C.L. Huang," Voltage regulator modules with double-loop relay feedback
control," to appear in Sixth International Conference on Power Electronics and Drive
Systems, Kuala Lumpur, 2005.
電子全文 Fulltext
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
論文使用權限 Thesis access permission:校內立即公開,校外一年後公開 off campus withheld
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus: 已公開 available


紙本論文 Printed copies
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。
開放時間 available 已公開 available

QR Code