最近幾年中諸多研究者為了拉近處理器與記憶體的效能差距，提出了記憶體處理器（PIM：Processor-in-Memory）這種新的計算機結構，此結構整合處理器與記憶體於同一晶片上，使得記憶體也擁有計算能力。為了充分發揮此新架構的特性，我們提出SAGE（Statement Analysis Group Evaluation）程式分析系統，使得原始程式透過轉換技巧與適當排程，可以得到適合這個新架構執行的程式。本論文的主要目的是設計一個可以應用在SAGE系統上的工作排程之負載平衡最佳化模組，接收原始工作排程的結果，考慮處理器的負載與工作的性質，然後重新排程以得到負載平衡的工作排程，並提出實作之成果。

PIM （Processor-in-Memory） architectures have been proposed in recent years for the purpose of reducing performance gap between processor and memory. This new class of computer architectures attempts to integrate processor and memory on a single one chip。We proposed a new transformation and parallelizing system named SAGE （Statement Analysis Group Evaluation）to fully utilize the host processor and memory processors in PIM systems. In this thesis, we focus on designing a load-balance optimization mechanism for the job scheduling. The experimental results of this mechanism are also discussed.

中文摘要………………………………………….………….…….….. I
英文摘要…………………………………….……………………...…. II
目錄……………………………….…………………………………… III
圖目錄…………………………………………….…………………… IV
表格目錄…………………………………………….………………… V
第一章簡介……………………………………………………..….… 1
第二章實驗平台………………………………………..….………… 5
第三章SAGE系統介紹……………………………………………… 8
第3.1節超區塊（Hyper Block）………….…….………… 9
第3.2節工作排程（Tasks Scheduling）………….………. 11
第四章工作排程之負載平衡………..…………………………….… 13
第4.1節演算法組織………………………………………... 13
第4.2節section_optimize函數之說明……………………... 18
第4.3節iwf_optimize函數之說明…………………………. 23
第五章實驗結果……………………………………………………... 34
第六章結論…………………………………………………………... 36
參考文獻………………………………………………………………. 37

[1] T. C. Huang, and S. L. Chu, “SAGE: A New Analysis and Optimization System for FlexRAM Architecture,” in Proc. 2nd Workshop on Intelligent Memory Systems, 2000.
[2] T. C. Huang, and S. L. Chu, “A New Analysis Approach for Intelligent Memory Systems,” in Proc. ISCA 16th International Conference on Computers and Their Applications, pp. 452-457, 2001.
[3] S. L. Chu, T. C. Huang, and L. C. Lee, “Improving workload balance and code optimization in processor-in-memory systems,” in Proc. 8th International Conference on Parallel and Distributed Systems, pp. 273-278, 2001.
[4] Y. Kang, W. Huang, S. Yoo, D. Keen, Z. Ge, V. Lam, P. Pattnaik, and J. Torrellas, “FlexRAM: Toward an Advanced Intelligent Memory System,” International Conference on Computer Design, 1999.
[5] M. Oskin, F. T. Chong, and T. Sherwood, “Active Page: A Computation Model for Intelligent Memory Computer Architecture,” in Proc. 25th Annual International Symposium on Computer Architecture, pp. 192 –203, 1998.
[6] J. Granacki, et al. “Data Intensive Architecture: DIVA,” http://www.isi.edu/asd/ diva/, 1998.
[7] D. Judd, and K. Yelick, “Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler,” in Proc. 2nd Workshop on Intelligent Memory Systems, 2000.
[8] A. V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, and X. Ji, “Adapting cache line size to application behavior,” in Proc. International Conference on Supercomputing, 1999.
[9] C. A. Moritz, M. Frank, and S. Amarasinghe, “FlexCache: A Framework for Flexible Compiler Generated Data Caching,” in Proc. 2nd Workshop on Intelligent Memory Systems, 2000.
[10] J. R. Allen, D. Callahan, and K. Kennedy, “Automatic decomposition of scientific programs for parallel execution,” in Proc. the 14th Annual ACM Symposium on the Principles of Programming Languages, 1987.
[11] D. J. Kuck, “A survey of Parallel Machine Organization and Programming,” ACM Compute Surv. 9, pp. 29-59, 1977.
[12] Y. B. Liu, “The Design of a New Program Decomposition Mechanism for Processor-in-Memory Systems,” Master Thesis, Department of Electrical Engineering, National Sun Yat-Sen University, 2002.
[13] H. J. Jean, “Designing New Scheduling Mechanisms for Processor-in-Memory Systems,” Master Thesis, Department of Electrical Engineering, National Sun Yat-Sen University, 2001.
[14] M. Y. Chen, “The Implementation of Task Evaluation and Scheduling Mechanisms for Processor-in-Memory Systems,” Master Thesis, Department of Electrical Engineering, National Sun Yat-Sen University, 2002.
[15] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Tomas, and K. Yelick, “A Case for Intelligent DRAM,” IEEE Micro, pp. 33-44, 1997
[16] M. E. Wolf, D. E. Maydan, and D. K. Chen, “Combining Loop Transformations Considering Caches and Scheduling,” in Proc. 29th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 274 –286, 1996.
[17] W. Blume, R. Eigenmann, K. Faigin, J. Grout, J. Hoeflinger, D. Padua, P. Petersen, B. Pottenger, L. Rauchwerger, P. Tu, and S. Weatherford, “Effective Automatic Parallelization with Polaris,” International Journal of Parallel Programming, 1995.
[18] D. Elliott, M. Stumm, and M. Snelgrove, “Computational RAM: The case for SIMD computing in memory,” in Proc. ISCA Workshop on Mixing Logic and DRAM, 1997.
[19] W. Huang, “Exploiting Application Parallelism Using Advanced Intelligent Memory – The FlexRAM approach,” Master Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, 1999.
40[20] Y. Kang, “An Intelligent Memory for Data-Parallel Applications,” Ph.D. Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, 1999.
[21] P. Kogge, “The EXECUBE Approach to Massively Parallel Processing,” in Proc. Supercomputing, 1990.
[22] K. Keeton, R. Arpaci-Dusseau, and D. A. Patterson, “IRAM and SmartSIMM: Overcoming the I/O Bus Bottleneck,” in Proc. ISCA Workshop on Mixing Logic and DRAM, 1997.
[23] Veenstra, and R. Fowler, “MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors,” in Proc. International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, pp. 201-207, 1994.
[24] W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, “Numerical Recipes in Fortran 77,” Cambridge University Press, 1992.
[25] K. Y. Wang, “Precise compile-time performance prediction for superscalar-based computers,” in Proc. ACM SIGPLAN conference on Programming Language Design and Implementation, pp. 73-84, 1994.
[26] K. Kennedy, and K. S. McKinley, “Loop distribution with arbitrary control flow,” in Proc. Supercomputing, 1990.