超寬頻(Ultra-WideBand, UWB)無線通訊系統為近年來無線個人區域網路
(Wireless Personal Area Networks, WPAN)中最重要的傳輸技術之ㄧ。在本論文中，我
們將以正交分頻多工(Orthogonal Frequency Division Multiplexing, OFDM)技術為核
心架構的UWB無線通訊系統，介紹其接收機中基頻訊號處理所需的快速傅利葉轉換
電路設計。由於超寬頻的資料高速傳輸特性，因此快速傅利葉轉換電路需採用多條
流水管線(Pipeline)，以平行處理的方式來提升快速傅利葉轉換的產出量，以期能以
較低的時脈來達到規格所要求之資料傳輸速率。電路設計的部分先以硬體描述語言
Verilog撰寫，並作行為層(Behavioral Level)模擬與邏輯層(Gate Level)模擬，確認無
誤後再將設計完成的電路以台積電0.13微米標準元件流程(TSMC 0.13 Cell-Based
Flow)來實現。

In recent years, the Ultra-wideband (UWB) has become one of the most important
transmission technologies in the wireless personal area networks (WPAN). In this thesis,
we will focus on the multi-band orthogonal frequency division multiplexing (MB-OFDM)
based UWB and investigate the hardware implementation of the Fast Fourier Transform
(FFT) processor required by the baseband receiver. Due to the requirement of high data
rate transmission, a pipeline structure is adopted for parallel processing at a lower clock
rate. The hardware implementation is first verified and simulated by using the Verilog
hardware description language (HDL). Then, the proposed design is realized by the
Taiwan Semiconductor Manufacturing Company (TSMC) 0.13 μm single-poly
eight-metal CMOS process.

第一章 緒言................................................................................................................. 1
1.1 研究動機......................................................................................................... 1
1.2 論文架構......................................................................................................... 2
第二章 MBOA-UWB 標準與系統概述..................................................................... 3
2.1 操作頻率範圍...................................................................................................... 3
2.2 MBOA-UWB 0v9 標準分析................................................................................ 5
2.2.1 PLCP Preamble .......................................................................................... 6
2.2.2 PLCP Header.............................................................................................. 9
2.2.3 PSDU ....................................................................................................... 10
2.3 傳送機架構........................................................................................................ 19
2.4 通道模型............................................................................................................ 19
第三章 接收機快速傅利葉轉換演算法................................................................... 25
3.1 Decimation-in-Time 演算法.............................................................................. 25
3.2 Decimation-in-Frequency 演算法..................................................................... 27
3.3 Radix-4 演算法................................................................................................... 30
3.4 Radix-8 演算法................................................................................................... 31
3.5 快速傅利葉轉換................................................................................................ 32
第四章 快速傅利葉轉換電路設計........................................................................... 35
4.1 接收機架構........................................................................................................ 36
4.2 快速傅利葉轉換電路架構................................................................................ 37
4.3 模組一................................................................................................................ 38
4.4 模組二................................................................................................................ 39
4.5 模組三................................................................................................................ 40
4.6 複數乘法器........................................................................................................ 41
4.6.1 實數乘法器............................................................................................. 41
4.6.2 複數乘法器............................................................................................. 43
第五章 模擬與合成結果........................................................................................... 47
5.1 UWB 系統效能模擬.......................................................................................... 47
5.2 FFT 合成結果..................................................................................................... 50
第六章 結論與未來展望............................................................................................... 54
參考文獻........................................................................................................................... 55

[1] A. Batra et al., “Multi-Band OFDM Physical Layer Proposal for IEEE802.15
Task Group 3a,” IEEE P802.15-03/268r3, Mar. 2004.
[2] J. Foerster, Ed., “Channel modeling sub-committee report final,” IEEE
P802.15-02/490r1-SG3a, Feb. 2003.
[3] Y.W. Lin, H.Y. Liu, and C.Y. Lee, “A 1-GS/s FFT/IFFT processor, ” IEEE
Journal of Solid-State Circuits, vol. 40, no. 8, pp. 1726-1735, Aug. 2005.
[4] S. He and M. Torkelson, “Designing pipeline FFT processor for OFDM
(de)modulation,” in Proc. URSI Int. Symp. Signals, Systems, and Electronics,vol.
29, Oct. 1998, pp. 257-262.
[5] K.S. Cho, J.O. Park, J.S. Hong, and G.S. Choi, “54x54-bit Radix-4 Multiplier
based on Modified Booth Algorithm,” in Proceedings of the 13th ACM Great
Lakes symposium on VLSI, Washington, DC, USA. Apr. 28-29, 2003, pp.
233-236.
[6] J.J. van de Beek, M. Sandell, M. Isaksson and P.O. Borjesson, “Low-complex
frame synchronization in OFDM systems,” in Proceedings of IEEE International
Conference Universal Personal Communication, Toronto, Canada, Sep. 27-29,
1995, pp. 982-986.
[7] J.J. van de Beek, M. Sandell, and P.O. Borjesson, “ML Estimation of Time and
Frequency Offset in OFDM systems,” IEEE Transactions on Signal Proccessing,
vol. 45, no. 7, Jul. 1997.
[8] M.H. Hsieh and C.H. Wei, “A Low-complex Frame Stnchronization and
Frequency Offset Compresation Scheme for OFDM Systems over Fading
Channels,” in Proc. IEEE Transactions on Vehicular Technology, vol. 48, no. 5,
Sep. 1999.
[9] D.K. Kim, S.H. Do, H.B. Cho, H.J. Choi, and K.B. Kim, “A New Joint Algorithm
of Symbol Timing Recovery and Sampling Clock Adjustment for OFDM
Systems,” IEEE Transactions on Consumer Electronics, vol. 44, no. 3, pp.
1142-1149, Aug. 1998.
[10] T.M. Schmidl and D.C. Cox, “Low-Overhead, Low-Complexity [Burst]
Synchronization for OFDM,” in Proc. IEEE International Conference on
Communications, vol. 3, 1996, pp. 1301-1306.
[11] J. Terry and J. Heiskala, OFDM Wireless LANs Theoretical and Practical guide,
Sams, 2002
[12] L.L. Scharf, Statistical Signal Processing: Detection, Estimation and Time
Series Analysis, Addison-Wesley, 1991.
[13] H. Stark and J. W. Woods, Probability and Random Processes with Applications to
Signal Processing, Prentice-Hall, 3rd, 2002.
[14] W.G. Jeon, K.H. Paik, and Y.S. Cho, “An efficient channel estimation
technique for OFDM systems with transmitter diversity,” IEICE Trans. Commun.,
vol. E84-B, no. 4, pp. 967-974, Apr. 2001.