本論文包含兩個主題，應用於直接數位頻率合成器（direct digital frequency synthesizer, DDFS）之雙端轉單端電壓緩衝放大器以及無線單線圈全雙通調變電路。

第一個主題為設計一個以2P4M 0.35 μm CMOS製程實現的電壓緩衝放大器，可放大原本雙端振幅過小的直接數位頻率合成器輸出的弦波，並將其轉成單端輸出。其不僅能將訊號放大固定倍率，還可降低來自直接數位頻率合成器內部所產生的共模雜訊，產生較佳品質之輸出弦波。

第二個主題是介紹用於植入式生醫電子系統中的無線單線圈全雙通調變電路設計，係利用無線通訊的方式，使體內端和體外端的訊號能同時傳遞，無需使用傳統分時多工方式，可達成即時傳輸生醫訊號或指令的效果。由於此設計於體內端利用一組線圈同時完成傳出以及傳入訊號，將可以大幅減少植入體內系統的體積。

The thesis is composed of two topics: the differential to single voltage buffer amplifier used in DDFS designs and a wireless duplex modulation circuit with a single coil for bio-implants.
A voltage buffer implemented in 2P4M 0.35 μm CMOS process, which is addressed in first part of this thesis, can amplify the small sinusoid outputs from DDFS (direct digital frequency synthesizer, DDFS), while convert the differential output into a single-end output. Not only can it amplify signal by a pre-defined multiple, but also reduce the common mode noise coupled from DDFS.
A wireless duplex modulation circuit using a single coil for biomedical implantable systems is disclosed in the second part of this thesis. It enables full duplex communication between the external controller and the implants at same time by a wireless a RF transmission interface. Since the proposed duplex design employs a single coil, the volume of the implanted device is drastically reduced.

致謝 i
摘要 iii
Abstract iv
目錄 v
圖目錄 viii
表目錄 x
第一章 概論 1
1.1 前言 1
1.1.1 直接數位頻率合成器 1
1.1.2 全植入式電刺激系統 2
1.2 相關技術與文獻探討 4
1.2.1 無唯讀記憶體直接數位頻率合成器 4
1.2.2 無線全植入式通訊 5
1.3 論文大綱 6
第二章 應用於直接數位頻率合成器之雙端轉單端電壓緩衝放大器 7
2.1 簡介 7
2.2 電路架構 8
2.2.1 雙端轉單端電壓緩衝放大器電路 11
2.3 電路模擬 13
2.3.1 雙端轉單端電壓緩衝放大器 13
2.3.2 直接數位頻率合成器 16
2.4 晶片佈局 18
2.4.1 佈局平面圖 18
2.5 晶片量測 19
2.5.1 雙端轉單端電壓緩衝放大器 19
2.5.2 直接數位頻率合成器 21
2.6 晶片實作量測之結論與討論 24
第三章 無線單線圈全雙通調變器設計 25
3.1 系統介紹 25
3.2 原理說明 26
3.3 電路設計 28
3.3.1 ASK調變器 28
3.3.2 體外端發射電路 29
3.3.3 體內端電路 30
3.3.4 體外端解調變電路 31
3.3.5 電路規格 32
3.4 量測結果 34
第四章 結論及成果 39
4.1 結論 39
4.1.1 直接數位頻率合成器 39
4.1.2 無線單線圈調變電路 39
4.2 論文成果 40
參考文獻 41

[1]
A. Yamagishi, M. Ishikawa, T. Tsujkahara, and S. Date, “A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication.” IEEE J. of Solid-State Circuits, vol. 33, no. 2, pp. 210-217, Feb. 1998.
[2]
S. Mortezapour and E. F. F. Lee, “Design of low power ROM-less direct digital frequency synthesizer using nonlinear digital- to-analog converter,” IEEE J. of Solid-State Circuit, vol. 34, no. 10, pp. 1350-1359, Oct. 1999.
[3]
G. W. Kent and N.-H. Sheng, “A high purity, high speed direct digital synthesizer,”in Proc. 49th IEEE Int. Frequency Control Symp, pp. 207-211, 1995.
[4]
F. Terry Hambrecht and James B. Reswick, “Functional electrical stimulation : applications in neural prostheses,” M. Dekker, New York, 1977.
[5]
J. Vankka, “Methods of mapping from phase to sine amplitude in direct digital synthesis,” in Proc. 1996 IEEE Int. Frequency Control Symp., pp. 942-950, June 1996.
[6]
R. Larson and S.-L. Lu, “Interpolation-based digital quadrature frequency synthesizer,” 13th Annual IEEE Int.

[7]
A. Bellaouar, M. S. O’brecht, A. M. Fahim, and M. I. Elmasry, “Low power direct digital frequency synthesizer for wireless communication,” IEEE J. of Solid-State Circuits, vol. 35, no. 3, pp. 385-390, Mar. 2000.
[8]
K. I. Palomaki and J. Niittylahti, “Direct digital frequency synthesizer architecture based on Chebyshev approximation,” in Proc. of IEEE Conf. on Signals, Systems and Computers 2000, vol. 2, pp. 1639-1643, Nov. 2000.
[9]
J. M. P. Langlois and D. Al-Khalili, “ROM size reduction with low processing cost for digital frequency synthesis,” 2001 IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing, vol. 1, pp. 287-290, Aug, 2001.
[10]
C.-C. Wang, Y.-L. Tseng, H.-C. She, C.-C. Li, and R. Hu, “13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula,” IEEE Trans. on VLSI Systems, vol. 12, no. 9, pp. 895-900, Sep. 2004.
[11]
J. Jiang and E. Lee, “A low-power segmented nonlinear DAC-based direct digital frequency synthesizer,” IEEE J. of Solid-State Circuits, vol. 37, no. 10, pp. 1326-1329, Oct. 2002.
[12]
J.-M. Huang, C.-L. Lee, J.-T. Chen, and C.-C. Wang, “A low power DDFS design with error compensation using a nonlinear digital-to-analog converter,” in Proc. of Int. Sym. on Integrated Circuits, pp. 564-567, Sept. 2007.
[13]
J. Parramon, P. Doguet, D. Marin, M. Verleyssen, R. Muiioz, L. Leija, and E. Valderrama, “ASIC-based battery less implantable telemetry microsystem for recording purposes,’’ Engineering in Medicine and Biology Society, in Proc. 19th Annual Int. Conf., vol. 5, pp. 2225–2228, Nov. 1997.
[14]
B. Smith, Z. Tang, M. W. Johnson, S. Pourmehdi, M. M. Gazdik, J. R. Buckett, and P. H. Peckham, “An externally powered, multichannel, implantable stimulator-telemeter for control of paralyzed muscle, ” IEEE Trans. on Biomed. Eng., vol. 45, no. 4, pp. 463–475, Apr. 1998.
[15]
W. Liu, K. Vichienchom, M. Clements, IEEE, S. C. DeMarco, C. Hughes, E. McGucken, M. S. Humayun, E. de Juan, J. D. Weiland, and R. Greenberg, “A neuro-stimulus chip with telemetry unit for retinal prosthetic device,” IEEE J. of Solid-State Circuits, vol. 35, no. 10, pp. 1487–1497, Oct. 2000.
[16]
S. Sonkusale, and Z. Luo, “A complete data and power telemetry system utilizing BPSK and LSK signaling for biomedical implants” Eng. in Medicine and Biology Society, in Proc. of the 30th Annual Int. Conf., pp. 3216-3219, Aug. 2008.
[17]
Y. Hu, J. F. Gervais, and M. Sawan, “High power efficiency inductive link with full-duplex data communication,” in Proc. Int. Conf. on Electronics, Circuits and Systems, vol. 1, pp. 359-362, Sept. 2002.
[18]
J. Tierney, C. M. Rader, and B. Gold, “A digital frequency synthesizer,” IEEE Trans. on Audio and Electroacoustics, vol. AU-19, pp. 48-57, Mar. 1971.
[19] A. N. Mohieldin, A. A. Emira, and S. E. Sachez, “A 100 MHz 8 mW ROM-less quadrature direct digital frequency synthesizer,” IEEE J. of Solid-State Circuits, vol. 37, no. 10, pp. 1235-1243, Oct. 2002.
[20] M. Kosunen, J. Vankka, M. Waltari, L. Sumanen, K. Koli, and K. Halonen, “A CMOS quadrature basedband frequency synthesizer/modulator,” Analog Integrated Circuits and Signal Processing, vol. 18, no. 1, pp. 55-67, Jan. 1999.
[21] M. Sawan, Y. Hu, and J. Coulombe, “Wireless smart implants dedicated to multichannel monitoring and microstimulation,” IEEE Circuits and Systems Magazine, vol. 5, pp. 21-39, first quarter, 2005.
[22] S.-L. Tseng, “All-digital Low-power PLL Circuit Design and Load Shift Keying Wireless Modulator Circuit Design for Implantable Biomedical SOC,” M.S. thesis, Dept. Electron. Eng., National Sun Yat-sen Univ., Kaohsiung, Taiwan, 2006.
[23] K. Finkenzeller, “RFID Handbook: Fundamentals and Applications in Contact-less Smart Cards and Identification, 2nd Ed.,” John Wiley & Sons, Inc., New York, 2003.
[24] Y.-T. Hsiao, “Implantable Functional Electrical Micro-Stimulation System,” M.S. thesis, Dept. Electron. Eng., National Sun Yat-sen Univ., Kaohsiung, Taiwan, 2004.
[25] C.-C. Wang, C.-H. Hsu, T.-Y. Yao, and J.-M. Huang “A ROM-less DDFS using a nonlinear DAC with an error compensation current array,” IEEE Asia Pacific Conference on Circuits and Systems, pp. 1632-1635, Nov. 2008.