多媒體的應用在嵌入系統中所扮演的角色變的越來越重要，而出現的產品更是越來越多，再加上手持式裝置也越來越普及，所以這類的產品的價位通常相對較低，對於耗電的要求也相對的嚴格許多。也因此我們現今設計的焦點已經不是放在傳統的效能上，低耗電和低成本已經轉而變成最重要的因素之ㄧ。
本篇論文的主要貢獻在於針對MP3這個多媒體的應用之下，以低成本和低耗電這兩項重要特性為前提下，利用軟體和硬體兩方面分別作分析、評估和最佳化，以達到我們所設立的目標。軟體方面，我們利用相關的軟體寫作最佳化的技巧，將編譯出來的程式碼再做更進ㄧ步的最佳化。硬體方面，我們分析了MP3的演算法後，找出最迫切需要硬體加速的部份來實做出硬體，以期望能以最小的硬體成本，達到最大的加速效果。並冀望我們研究分析的經驗及所得成果，能成為以後能要發展一個特殊應用平台時的基礎。

In embedded system, multimedia application is more important than before, And these products appearing more often. In addition, handholding devices are more and more popular, so these products’ price is usually chip than others, and they concern more about power consumption. So in our design, we can’t only focus on performance, low power and low cost are become the one of the most important factors.
The main contribution of this thesis is that in MP3 multimedia application we analyzed 、estimated and optimized our hardware and software to achieve low power and low cost issues. In software part, we used the skill of optimization to optimize our complied assembly codes. In hardware part, we analyzed the MP3 decode algorithm, found the critical part, and implement them with hardware to hope we can use the smallest hardware cost, to achieve highest acceleration. And we hope that through our research, we can establish a fundament about development a special application platform.

Chapter 1. Introduction 1
1. 1 Background 1
1. 2 Motivation 2
1. 3 Approach 4
1. 4 Contributions 6
1. 5 Thesis Architecture 7
Chapter 2. Relative Works 8
2. 1 多媒體延伸指令 8
2. 2 硬體解決方法 9
2. 3 軟體解決方法 12
Chapter 3. Analysis of MP3 Algorithms 15
3. 1 MP3 Introduction 15
3. 2 MP3 Frame format 17
3. 2. 1 Header format 17
3. 2. 2 Side information 19
3. 2. 3 Ancillary Data 20
3. 3 MP3 Decoding flow 20
3. 3. 1 Decode Header＆Side information 21
3. 3. 2 Decode scale factor 21
3. 3. 3 Huffman decoding 22
3. 3. 4 Re-quantization 22
3. 3. 5 Reorder 23
3. 3. 6 Joint stereo processing 23
3. 3. 7 Alias Reduction 23
3. 3. 8 IMDCT 24
3. 3. 9 Polyphase Synthesis 26
3. 4 Performance analysis 28
Chapter 4. Hardware and Software partition 31
4. 1 Hardware and Software Communication Interface 32
4. 1. 1 Co-processor vs. Accelerator 32
4. 1. 2 AMBA－AHB Lite 32
4. 2 Multimedia Instruction Set Extension 34
4. 2. 1 多媒體延伸指令集（MME）簡介[ 15 ] 34
4. 2. 2 多媒體延伸指令集對於MP3演算法的實用性分析 37
4. 3 Coefficient Multiplier 39
4. 4 poly-phase synthesis步驟硬體化之討論 39
4. 4. 1 乘加指令在poly-phase synthesis的應用與效能改進 39
4. 4. 2 多媒體延伸指令集模組之整合 44
4. 4. 3 DCT architecture 46
4. 5 IMDCT Architecture 48
4. 5. 1 fastsdct implementation 49
4. 6 硬體平台整合 51
Chapter 5. Verification 52
5. 1 MP3 source code verification 52
5. 2 Hardware function verification 53
5. 3 Software verification 53
Chapter 6. Experiment Result 55
6. 1 各硬體成本與效能分析 55
6. 2 效能分析與比較 56
6. 3 Power分析與比較 58
6. 4 Application Note 60
Chapter 7. Conclusion 61
Future Works 62

[ 1 ]. J. Eyre and J. Bier, “The Evolution of DSP Processors,” IEEE Signal Processing Magazine, Volume: 17, Issue: 2, March 2000, pp. 43 – 51
[ 2 ]. Sekyoung Hong, Byungcheol Park, Yoonseok Song, Hangyo See, Jonghyun Kim, Hyungjong Lee, Dalsoo Kim, Minkyu Song, “A full accuracy MPEG1 audio layer 3 (MP3) decoder with internal data converters”, Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000, 21-24 May 2000, page(s): 563 – 566
[ 3 ]. Peleg, A.; Weisur, U., “MMX Technology extension to the Intel architecture”, IEEE Micro, Volume: 16 Issue: 4, Aug. 1996, Page(s): 42-50
[ 4 ]. M. Tremblay et al., “VIS Speeds New Media Processing,” IEEE Micro, pp. 10–20, July/Aug. 1996
[ 5 ]. S. Furber, ARM system-on-chip architecture, 2nd, Addison-Wesley, 2000
[ 6 ]. R. B. Lee, “Multimedia Extensions for General-Purpose Processors”, Proc. IEEE Workshop on Signal Processing Systems, pp. 9–23, Nov. 1997
[ 7 ]. D. A. Patterson and J. L. Hennessy, Computer Organization & Design: The Hardware/Software Interface, 2nd, Morgan Kaufmann, 1997
[ 8 ]. Kyu Ha Lee, Keun-Sup Lee, Tae-Hoon Hwang, Young-Cheol Park, Dae Hee Youn, “An architecture and implementation of MPEG audio layer III decoder using dual-core DSP”, IEEE Transactions on Consumer Electronics, Volume: 47, Nov 2001, page(s): 928-933
[ 9 ]. Sekyoung Hong, Byungcheol Park, Dalsoo Kim, Minkyu Song, “A low power full accuracy MPEG1 audio layer III (MP3) decoder with on-chip data converters”, International Conference on Consumer Electronics, 2000. ICCE. 2000 Digest of Technical Papers, 06/13/2000 -06/15/2000, 2000, pp. 262-263
[ 10 ]. 林士生，”發展於ARM整合平台之MP3編解碼系統設計與實現”，碩士論文, 國立成功大學電機工程學系, 2003
[ 11 ]. Keun-Sup Lee, Young Cheol Park, Dae Hee Youn, “Software optimization of the MPEG-audio decoder using a 32-bit MCU RISC processor”, International Conference on Consumer Electronics, 2002. ICCE. 2002 Digest of Technical Papers, 18-20 June 2002, pp. 330-331
[ 12 ]. Wayne Wolf, “Computer as Components Principle of Embedded Computing System Design”
[ 13 ]. T. Simunic, L. Benini, G. De Micheli, M. Hans, “Source code optimization and profiling of energy consumption in embedded systems”, The 13th International Symposium on System Synthesis, 2000. Proceedings, 09/20/2000 - 09/22/2000, 2000, page(s): 193-198
[ 14 ]. http://roger.ee.ncu.edu.tw/chinese/pcchang/course98b/comsp/mp3/4.html, “Hardware System and Software Program”, Video/Audio Processing Laboratory, EE Department, National Central University
[ 15 ]. 黃文凱, “適用於低成本嵌入式應用之多媒體微控制器”, 碩士論文, 國立中山大學資訊工程學系, 2002
[ 16 ]. 陳世偉，” 具數位訊號處理強化功能之微控器上的MP3解碼軟體實作”，碩士論文, 國立中山大學資訊工程學系, 2003
[ 17 ]. ARM7TDMI Data Sheet
[ 18 ]. www.mars.org/home/rob/proj/mpeg/
[ 19 ]. K Salomonsen, S Søgaard, E P Larsen, Design and Implementation of an MPEG Audio Layer III Bitstream Processor, Department of Communication Technology at the Institute of Electronic Systems, Aalborg University
http://www.mp3-tech.org/programmer/docs/bsp.zip
http://www.mp3-tech.org/programmer/frame_header.html
[ 20 ]. Sakamoto, T.; Taruki, M.; Hase, T., “A fast MPEG-audio layer III algorithm for a 32-bit MCU” , IEEE Transactions on Consumer Electronics, Volume: 45 , Issue: 3 , Aug. 1999
[ 21 ]. Szu-Wei Lee;” Improved algorithm for efficient computation of the forward and backward MDCT in MPEG audio coder”, IEEE Transactions on Analog and Digital Signal Processing, Volume: 48 , Issue: 10 , Oct. 2001
[ 22 ]. Cheng-Yu Pai; Al-Khalili, A.J.; Lynch, W.E., “Low-power constant-coefficient multiplier generator”, ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International , 12-15 Sept. 2001, Pages:185 - 189