Responsive image
博碩士論文 etd-0911107-101354 詳細資訊
Title page for etd-0911107-101354
論文名稱
Title
處理器資料存取潛伏期隱藏技術的效能評估
Performance Evaluation of Data Access Latency Hiding Techniques in Processor Design
系所名稱
Department
畢業學年期
Year, semester
語文別
Language
學位類別
Degree
頁數
Number of pages
36
研究生
Author
指導教授
Advisor
召集委員
Convenor
口試委員
Advisory Committee
口試日期
Date of Exam
2005-07-27
繳交日期
Date of Submission
2007-09-11
關鍵字
Keywords
資料預取
data pre-fetch
統計
Statistics
本論文已被瀏覽 5673 次,被下載 0
The thesis/dissertation has been browsed 5673 times, has been downloaded 0 times.
中文摘要
由於深次微米製程技術的效應,處理器速度與記憶體存取效能的差距越來越大,為了改善效能差距所帶來的效能降低,其中一種方法是預先將處理器要存取的資料讀取到晶片上的記憶體中,以減少處理器在等待資料由主記憶體存取到快取記憶體的情況產生。在先前的研究,對於資料的預取主要都是以低階的方式,像是對存取指令前插入預取指令,或是學習紀錄存取資料的位置來得到預測位置來預取資料,而比較沒有根據高階程式的資料結構關係,來對資料進行預取。本篇的研究針對我們已經提出的一種由高階資料結構關係來預先讀取資料的資料預先存取機制,進行效能評量並與已存在的低階資料預取方法做個分析比較,包括在資料預取的準確度上的差異、記憶讀取潛伏期隱藏程度與總執行效能。
Abstract
Due to the effect of deep submicron technology, the gap between processor speed and memory access performance increases continuingly. In order to improve performance degradation due to the performance gap, one way is to fetch the data about to be accessed by processor to buffer memory on the processor chip in advance. The memory access waiting time can thus reduced between main memory and cache memory on the processor. Previous research utilizes low-level techniques to pre-fetch data, such as insertion of pre-fetch instructions and pre-fetch with predicted data location based on dynamic learning. They do not utilize analysis on program’s high-level data structure to assist data pre-fetch. In this research, we carried out performance evaluation on our proposed data pre-fetch technique based on analysis of high-level data structures. We also compare our method with some existing low-level data pre-fetch techniques. The evaluation metrics includes the accuracy of data pre-fetches, memory latency hiding, and overall execution performance.
目次 Table of Contents
第一章 導論 ... 1
1.1. 研究動機 ... 1
1.2. 研究背景 ... 3
1.3. 研究目標 ... 6
1.4. 論文架構 ... 6
第二章 理論設計 ... 7
2.1. 資料存取的潛伏期隱藏 ... 7
2.2. 資料預先擷取的模式 ... 8
2.3. 資料預先擷取的運作機制 ... 15
第三章 實驗規劃 ... 20
3.1. 模擬軟體設計 ... 20
3.2. 實驗方法 ... 24
3.3. 實驗測量尺度 ... 24
3.4. 評量目標規劃 ... 25
第四章 結論 ... 27
參考文獻
參考文獻 References
[1] Norman P.Jouppi, ”Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers,” Proceedings of the 17th Annual Int’l Symp. on Computer Architecture, May 1990
[2] Edward H.Gornish, Elana D.Granston, Alexander V. Veidenbaum, ”Compiler-directed data prefetching in multiprocessors with memory hierarchies,” Proceedings of the 4th Int’l Conf. on Supercomputing, June 1990.
[3] David Callahan, Ken Kennedy, Allan Porterfield, “Software prefetching,” Proceedings of the 4th Int’l Conf. on Architectural support for programming languages and operating systems, Apr. 1991.
[4] Jean-Loup Baer, Tien-Fu Chen, “An effective on-chip preloading scheme to reduce data access penalty,” Proceedings of the 1991 ACM/IEEE Conf. on Supercomputing, Aug. 1991.
[5] William Y. Chen, Scott A. Mahlke, Pohua P. Chang, Wen-mei W. Hwu, “Data access microarchitectures for superscalar processors with compiler-assisted data prefetching,” Proceedings of the 24th Annual Int’l Symp. on Microarchitecture, Sept. 1991.
[6] John W.C.Fu, Janak H.Patel, Bob L.Janssens, “Stride directed prefetching in scalar processors,” Proceedings of the 25th Annual Int’l Symp. on Microarchitecture, Dec. 1992.
[7] Tzi-Cker Chiueh, “Sunder : A programmable hardware prefetch architecture for numerical loops,” Proceedings of the 1994 ACM/IEEE Conf. on Supercomputing, Nov. 1994.
[8] M.J. Charney, T.R.Puzak, “Prefetching and memory system behavior of the SPEC95 benchmark suite,” IBM Journal of Research and Development, Vol. 41 No. 3, May 1997.
[9] Doug Joseph, Dirk Grunwald, “Prefetching using Markov predictors,” Proceedings of the 24th Annual Int’l Symp. on Computer Architecture, May 1997.
[10] Ando Ki, Alan E.Knowless, “Adaptive data prefetching using cache information,” Proceedings of the 11th Int’l Conf. on Supercomputing, July 1997.
[11] Amir Roth, Andreas Moshovos, Gurindar S.Sohi, “Dependence based prefetching for linked data structures,” Proceedings of the 8th Int’l Conf. on Architectural support for programming languages and operating systems, Oct. 1998.
[12] Vander Wiel S.P., Lilja, D.J, “A compiler-assisted data prefetch controller ,” Proceedings of Int’l Conf. on Computer Design, Oct. 1999.
[13] Timothy Sherwood, Suleyman Sair, Brad Calder, “Predictor-directed stream buffers,” Proceedings of the 33rd Annual ACM/IEEE Int’l Symp. on Microarchitecture, Dec. 2000.
[14] Wei-Fen Lin, Reinhardt S.K., Burger D, “Reducing DRAM latencies with an integrated memory hierarchy design,” Proceedings of the 7th Int’l Symp. on High-Performance Computer Architecture, Jan. 2001.
[15] Trishul M. Chilimbi, Martin Hirzel, “Dynamic hot data stream prefetching for general-purpose programs,” Proceedings of the ACM SIGPLAN 2002 Conf. on Programming language design and implementation, May 2002.
[16] Youfeng Wu, “Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching,” Proceedings of the ACM SIGPLAN 2002 Conf. on Programming language design and implementation, May 2002.
[17] Robert Cooksey, Stephan Jourdan, Dirk Grunwald, “A stateless, content-directed data prefetching mechanism,” Proceedings of the 10th Int’l Conf. on Architectural support for programming languages and operating systems, Oct. 2002.
[18] Al-Sukhni H., Bratt I., Connors D.A., “Compiler-Directed Content-Aware Prefetching for Dynamic Data Structures,” Proceedings of the 12th Int’l Conf. on Parallel Architectures and Compilation Techniques, Oct. 2003.
[19] Seyngryul Choi, Nicholas Kohout, Sumit Pamnani, Dongkeun Kim, Donald Yeung, “A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching,” ACM Transactions on Computer Systems (TOCS), Vol. 22, No. 2, May 2004.
[20] Sorin Lacobovici, Lawrence Spracklen, Sundarshan Kadambi, Yuan Chou, Santosh G.Abraham, “Cache - Effective stream-based and execution-based data prefetching,” Proceedings of the 18th annual Int’l Conf. on Supercomputing, June 2004.
[21] John L. Hennessy, David A. Patterson, Computer Architecture:A Quantitative Approach, 3rd Ed, Morgan Kaufmann Publisher, 2003.
[22] Krishna Balachandran, Virage Logic, 第三方記憶體IP的商機和挑戰, http://www.eettaiwan.com , Aug. 2003.
[23] Jay Abraham, Silicon Metric, 克服SoC設計中記憶體的時序和功耗瓶頸, http://www.eettaiwan.com , Aug. 2003.
[24] Doug Burger, Todd M. Austin, “The SimpleSclar Tool Set, Version 2.0,” Proceedings of the 8th Int’l Symp. on High-Performance Computer Architecture, Feb. 2002.
[25] Tsung Lee, Data Access Latency Hiding Technigues in Processor Design, Internal Research Memo, Computer System Design Lab, Dept. of Electrical Eng., Nat’l Sun Yat-Seu Univ., Kao-Hsiung, Taiwan, R.O.C., June 2007.
[26] Matthew Postiff, David Greene, Charles Lefurgy, Dave Helder and Trevor Mudge, The MIRV SimpleScalar/PISA Compiler. University of Michigan EECS Department Tech. Report CSE-TR-421-00. April 2000.
[27] Thomas Alexander, Gershon Kedem, “Distributed prefetch-buffer / cache design for high performance memory systems,” Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, Feb. 1996
電子全文 Fulltext
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
論文使用權限 Thesis access permission:校內校外均不公開 not available
開放時間 Available:
校內 Campus:永不公開 not available
校外 Off-campus:永不公開 not available

您的 IP(校外) 位址是 54.144.81.21
論文開放下載的時間是 校外不公開

Your IP address is 54.144.81.21
This thesis will be available to you on Indicate off-campus access is not available.

紙本論文 Printed copies
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。
開放時間 available 已公開 available

QR Code