Responsive image
博碩士論文 etd-1024114-144813 詳細資訊
Title page for etd-1024114-144813
論文名稱
Title
以電路級解耦合法則為基礎之非連續脈波寬度調變機制於三階層中性點箝位逆變器
A Circuit-Level Decoupling Principle Based Discontinuous Pulse Width Modulation Strategy for Three Level Neutral-Point-Clamped Inverter
系所名稱
Department
畢業學年期
Year, semester
語文別
Language
學位類別
Degree
頁數
Number of pages
71
研究生
Author
指導教授
Advisor
召集委員
Convenor
口試委員
Advisory Committee
口試日期
Date of Exam
2014-09-09
繳交日期
Date of Submission
2014-11-24
關鍵字
Keywords
三階層中性點箝位逆變器、非連續脈波寬度調變機制、中性點電壓平衡控制、零相序電壓、電路級解偶合法則
Discontinuous Pulse Width Modulation Strategy, Neutral-Point Voltage Balancing Control, Three Level Neutral-Point-Clamped Inverter, Zero-Sequence Voltage, Circuit-Level Decoupling Principle
統計
Statistics
本論文已被瀏覽 5729 次,被下載 0
The thesis/dissertation has been browsed 5729 times, has been downloaded 0 times.
中文摘要
近來在中電壓等級(2.3、3.3、4.16和6.9千伏)功率控制的應用領域中,多階逆變器扮演著重要的角色,而在此電壓層級中以三階層中性點箝位逆變器最為廣泛的被使用。本論文依據電路級解偶合法則分析定義動作區間內的調變規則,假設中性點電壓平衡並以零相序電壓注入的觀點切入,提出一應用於三階層中性點箝位逆變器且具有低電壓諧波失真與低切換損失的非連續載波脈波寬度調變機制,促使調變機制更易於實現,並且加入中性點電壓平衡控制。最後以實驗室等級之電路原型實現,驗證本論文提出之非連續脈波寬度調變機制的可行性。
Abstract
Multilevel inverter technology has emerged recently as a very important alternative in the area of medium-voltage (2.3, 3.3, 4.16, and 6.9 kv) energy control. The three level neutral-point-clamped (NPC) inverter is the most extensively applied multilevel inverter topology in this area. Based on the circuit-level decoupling principle, the implementation of modulation scheme can be significantly simplified in every defined operating section through deriving the zero-sequence voltage with assuming balanced neutral-point voltage. This thesis presents a carrier-based discontinuous pulse width modulation (DPWM) strategy with zero-sequence voltage injection and neutral-point voltage balancing control for the three level NPC inverter. The proposed DPWM strategy not only takes advantage of low voltage harmonic distortion, but also reduces the switching loss of the inverter. Finally, the viability and performance of the proposed DPWM strategy are verified in the laboratory prototype.
目次 Table of Contents
摘要  iii
Abstract  iv
目錄  v
圖目錄  vii
表目錄  x
第一章 緒論 1
1.1 研究背景與動機 1
1.2 論文大綱 3
第二章 文獻回顧 4
2.1 三階層中性點箝位逆變器 4
2.2 逆變器之調變機制 6
2.2.1非連續調變機制 7
2.3 基於電路級解耦合法則之調變機制 9
2.3.1區間I、III、V之調變機制 11
2.3.2區間II、IV、VI之調變機制 12
2.4 中性點電壓控制 16
2.5 總結 18
第三章 逆變器調變原理 19
3.1 非連續脈波寬度調變機制 19
3.1.1 同相階層式脈波寬度調變 22
3.1.2 零相序電壓注入法 24
3.2 中性點電壓平衡控制 29
3.3 總結 32
第四章 實驗結果與分析 33
4.1 實驗設計 33
4.2 理論調變機制之實驗波形 35
4.2.1本論文提出之非連續調變機制的諧波分析 43
4.2.2各條變機制之諧波失真比較 46
4.2.3各調變機制之效率比較 47
4.3 直流鏈上、下電容電壓平衡控制 50
4.4 中性點電壓平衡能力之探討 53
4.5 總結 56
第五章 結論與未來研究方向 57
5.1 結論 57
5.2 未來研究方向 57
參考資料 58
參考文獻 References
[1] World energy outlook, International Energy Agency(IEA), 2009.
[2] A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point clamped PWM inverter,” IEEE Transactions on Industry Applications, vol. IA-17, pp. 518-523, Sept./Oct. 1981.
[3] M. Schweizer, J. W. Kolar, “Design and implementation of a hybrid efficient three-level T-type converter for low-voltage applications,” IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 899-907, Feb. 2013.
[4] J. C. Salmon, “Reliable 3-phase PWM boost rectifiers employing a stacked dual boost converter subtopology,” IEEE Transactions on Industry Applications, vol.32, no.3, pp.542-551, May/June 1996.
[5] Z. Zhang, O. C. Thomsen, and M. A. E. Andersen, “The circuit-level decoupling modulation strategy for three-level neutral-point-clamped (TL-NPC) inverter,” Power Electronics and Applications, vol., no., pp.1-10, Aug. 30 2011.
[6] J. Pou, J. Zaragoza, S. Ceballos, M. Saeedifard, and D. Borojevic, “A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter,” IEEE Transactions on Power Electronics, vol. 27, no. 2, pp. 642-651, Feb. 2012.
[7] W. Song, X. Feng, and K. M. Smedley, “A carrier-based PWM strategy with the offset voltage injection for single-phase three-level neutral-point-clamped converters,” IEEE Transactions on Power Electronics, vol. 28, no. 3, pp. 1083-1095, Mar. 2013.
[8] A. Mehrizi-Sani and S. Filizadeh, “An optimized space vector modulation sequence for improved harmonic performance,” IEEE Transactions on Industry Electronics, vol. 56, no. 8, pp. 2894-2903, Aug. 2009.
[9] S. Das, G. Narayanan, “Novel switching sequences for a space-vector modulated three-level inverter,” IEEE Transactions on Industry Electronics, vol. 59, no. 3, pp. 1477-1487, Mar. 2012.
[10] J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo, and M. A. Aguirre, “Selective harmonic mitigation technique for high-power converters,” IEEE Transactions on Industry Electronics, vol. 57, no. 7, pp. 2315-2323, July 2010.

[11] Z. Zhang, Z. Zhao, and J. Zhu, “A hybrid PWM applied to high power three-level inverter-fed induction-motor drives,” IEEE Transactions on Industry Electronics, vol. 58, no. 8, pp. 3409-3420, Aug. 2011.
[12] A. M. Hava, R. J. Kerkman, and T. A. Lipo, “Simple analytical and graphical methods for carrier-based PWM-VSI drives,” IEEE Transactions on Power Electronics, vol.14, no.1, pp.49-61, Jan. 1999.
[13] J. W. Kolar, H. Ertl, and F. C. Zach, “Influence of the modulation method on the conduction and switching losses of a PWM converter system,” IEEE Transactions on Industry Application, vol. 27, pp. 1063-1075, Nov. 1991.
[14] K. Taniguchi, Y. Ogino, H. Irie, “PWM technique for power MOSFET inverter,” IEEE Transactions on Power Electronics, vol.3, no.3, pp.328-334, July 1988.
[15] L. Li, T. Jin, and K. M. Smedley, “A new analog controller for three-phase voltage generation inverter,” IEEE Transactions on Industry Electronics, vol. 55, no. 8, pp. 2894-2902, Aug. 2008.
[16] L. Li, K. Smedley, and T. Jin, “New three-phase inverter with dual-loop compensator,” in Applied Power Electronics Conference, Twenty Second Annual IEEE, vol., no., pp.635-640, Mar. 2007.
[17] T. F. Wu, C. H. Chang, L. C. Lin, and H. C. Hsieh, “D-Σ digital control for a three-phase transformerless bi-directional inverter with wide inductance variation,” in ECCE Asia Downunder (ECCE Asia), IEEE, vol., no., pp.73-79, June 2013.
[18] L. Ben-Brahim, “A discontinuous PWM method for balancing the neutral point voltage in three-level inverter-fed variable frequency drives,”, IEEE Transactions on Energy Conversion, vol. 23, no. 4, pp.1057-1063, Dec. 2008.
[19] H. Akagi, T. Hatada, “Voltage balancing control for a three-level diode-clamped converter in a medium-voltage transformerless hybrid active filter,” IEEE Transactions on Power Electronics, vol.24, no.3, pp.571-579, Mar. 2009.
[20] U. M. Choi, H. H. Lee, and K. B. Lee, “Simple neutral-point voltage control for three-level inverters using a discontinuous pulse width modulation,” IEEE Transactions on Energy Conversion, vol.28, no.2, pp.434-443, June 2013.


[21] J. Shen, S. Schroder, B. Duro, R. Roesner, “A Neutral-Point Balancing Controller for a Three-Level Inverter With Full Power-Factor Range and Low Distortion,” IEEE Transactions on Industry Electronics, vol.49, no.1, pp.138,148, Jan.-Feb. 2013
[22] U. M. Choi, J. S. Lee, K. B. Lee, “New Modulation Strategy to Balance the Neutral-Point Voltage for Three-Level Neutral-Clamped Inverter Systems,” IEEE Transactions on Energy Conversion, vol.29, no.1, pp.91,100, Mar. 2014.
[23] B. Wu, “High-power converters and AC drives,” Wiley-IEEE Press, Mar. 2006. ISBN: 978-0-471-73171-9
[24] IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems, IEEE Std 519-2014.
電子全文 Fulltext
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
論文使用權限 Thesis access permission:自定論文開放時間 user define
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus:永不公開 not available

您的 IP(校外) 位址是 3.22.61.246
論文開放下載的時間是 校外不公開

Your IP address is 3.22.61.246
This thesis will be available to you on Indicate off-campus access is not available.

紙本論文 Printed copies
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。
開放時間 available 已公開 available

QR Code